CN203259954U - PCIE expansion slot of standard and user-defined composite signals - Google Patents

PCIE expansion slot of standard and user-defined composite signals Download PDF

Info

Publication number
CN203259954U
CN203259954U CN 201320298909 CN201320298909U CN203259954U CN 203259954 U CN203259954 U CN 203259954U CN 201320298909 CN201320298909 CN 201320298909 CN 201320298909 U CN201320298909 U CN 201320298909U CN 203259954 U CN203259954 U CN 203259954U
Authority
CN
China
Prior art keywords
standard
expansion slot
pcie
signal
self
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 201320298909
Other languages
Chinese (zh)
Inventor
王欢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Electronic Information Industry Co Ltd
Original Assignee
Inspur Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Electronic Information Industry Co Ltd filed Critical Inspur Electronic Information Industry Co Ltd
Priority to CN 201320298909 priority Critical patent/CN203259954U/en
Application granted granted Critical
Publication of CN203259954U publication Critical patent/CN203259954U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

A PCIE expansion slot of standard and user-defined composite signals comprises a main board, a standard PCIE expansion slot and a main chip. The standard PCIE expansion slot and the main chip are both arranged on the main board, the standard PCIE expansion slot comprises a power utilization area, a standard PCIE signal area and a user-defined high-speed signal area. A definition of an industrial standard is adopted for signals of the power utilization area and the standard PCIE signal area, and a signal definition design of a corresponding self-design board card is adopted for the user-defined high-speed signal area. The main chip processes the PCIE signals input by the standard PCIE signal area to be a signal output stream of the corresponding self-design board card, and then the signal output steam returns to the main board. According to the PCIE expansion slot, some self-definition signal pins are added to an expansion slot with a standard PCIE interface, therefore the expansion slot can be compatible with application of a standard PCIE card, and meanwhile application of some self-definition board cards can be achieved.

Description

The PCIE expansion slot of a kind of standard and self-defined mixed signal
Technical field
The utility model relates to field of computer technology, is specifically related to the PCIE expansion slot of a kind of standard and self-defined mixed signal.
Background technology
PCIE is up-to-date bus and interface standard, and its main advantage is exactly the message transmission rate height, can reach more than the 10GB/s at present, and also has sizable development potentiality.The PCIE interface also has plurality of specifications, from PCIE 1X to PCIE 16X, can satisfy the low-speed device of appearance in the present and the future's certain hour and the demand of high-speed equipment.The expansion slot of Standard PC IE interface, the video card that can be used for pegging graft, sound card, network interface card, ide interface card, RAID card and other miscellaneous expansion cards, and separately can't the peg graft expansion slot of PCIE interface of the integrated circuit board of design is used.The designing technique of therefore existing PCIE expansion slot remains to further develop and improve.
The utility model content
The utility model provides the PCIE expansion slot of a kind of standard and self-defined mixed signal for the weak point that prior art exists.
The PCIE expansion slot of standard disclosed in the utility model and self-defined mixed signal, the technical scheme that solve the technical problem employing is as follows: comprise mainboard, PCIE expansion slot and the master chip of one standard, described Standard PC IE expansion slot and master chip all are arranged on the mainboard, described Standard PC IE expansion slot comprises the electricity consumption district, Standard PC IE signaling zone and self-defined high speed signal district, wherein the signal of electricity consumption district and Standard PC IE signaling zone adopts the definition design of industrial standard, self-defined high speed signal district adopts corresponding signal definition design from designing integrated circuit board, and self-defined high speed signal district can be divided into high speed signal mouth _ 0 district and high speed signal mouth _ 1 district; Described master chip is processed the PCIE signal of Standard PC IE input to become and is correspondingly got back on the mainboard from the signal output stream that designs integrated circuit board.
The beneficial effect that the PCIE expansion slot of standard disclosed in the utility model and self-defined mixed signal has is: this novel PC IE expansion slot, on the expansion slot of Standard PC IE interface, add some self-defining signal pins, expansion slot gets final product compatible application to Standard PC IE card like this, can realize that also some are from the application that designs integrated circuit board.
Description of drawings
Accompanying drawing 1 is the synoptic diagram of PCIE X16 expansion slot described in the utility model;
Accompanying drawing 2 is that the application of PCIE X16 expansion slot described in the utility model realizes figure.
Embodiment
Below in conjunction with drawings and Examples, the PCIE expansion slot of standard disclosed in the utility model and self-defined mixed signal is described in further details.
Embodiment:
PCIE expansion slot or the slot of standard disclosed in the utility model and self-defined mixed signal are to add some self-defining signal pins, both make it can be compatible to the application of the PCIE card of standard, can realize that also some use from integrated circuit boards of design.The embodiment that chooses as depicted in figs. 1 and 2, described Standard PC IE X16 expansion slot comprises electricity consumption district, Standard PC IE 8X signaling zone and self-defined high speed 8X signaling zone, wherein the signal of electricity consumption district and Standard PC IE 8X signaling zone adopts the definition of industrial standard, the integrated circuit board of the PCIE 8X that this expansion slot can compatibility standard like this; Self-defined high speed 8X signal distinguishing adopts corresponding signal definition design from designing integrated circuit board, and is divided into high speed signal mouth _ 0 4X district and high speed signal mouth _ 1 4X district.
Using when designing integrated circuit board, such as twoport 4X IB card or twoport 4X SAS card, by the Standard PC IE signal of Standard PC IE 8X input, after master chip was processed, output twoport IB or SAS signal flow back on the mainboard like this.When motherboard design, need only the signal definition design of doing corresponding integrated circuit board at self-defining interface, just can on the PCIE of mainboard expansion slot, peg graft flexibly and use IB and two kinds of integrated circuit boards of SAS.
Except technical characterictic described in the utility model, be the known technology of those skilled in the art.

Claims (1)

1. the PCIE expansion slot of a standard and self-defined mixed signal, comprise mainboard, PCIE expansion slot and the master chip of one standard, described Standard PC IE expansion slot and master chip all are arranged on the mainboard, it is characterized in that, described Standard PC IE expansion slot comprises the electricity consumption district, Standard PC IE signaling zone and self-defined high speed signal district, wherein the signal of electricity consumption district and Standard PC IE signaling zone adopts the definition design of industrial standard, self-defined high speed signal district adopts corresponding signal definition design from designing integrated circuit board, and self-defined high speed signal district can be divided into high speed signal mouth _ 0 district and high speed signal mouth _ 1 district; Described master chip is processed the PCIE signal of Standard PC IE input to become and is correspondingly got back on the mainboard from the signal output stream that designs integrated circuit board.
CN 201320298909 2013-05-29 2013-05-29 PCIE expansion slot of standard and user-defined composite signals Expired - Fee Related CN203259954U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201320298909 CN203259954U (en) 2013-05-29 2013-05-29 PCIE expansion slot of standard and user-defined composite signals

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201320298909 CN203259954U (en) 2013-05-29 2013-05-29 PCIE expansion slot of standard and user-defined composite signals

Publications (1)

Publication Number Publication Date
CN203259954U true CN203259954U (en) 2013-10-30

Family

ID=49472503

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201320298909 Expired - Fee Related CN203259954U (en) 2013-05-29 2013-05-29 PCIE expansion slot of standard and user-defined composite signals

Country Status (1)

Country Link
CN (1) CN203259954U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107045485A (en) * 2017-05-17 2017-08-15 郑州云海信息技术有限公司 A kind of PCI_E expansion interfaces and PCI_E card bottom plate

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107045485A (en) * 2017-05-17 2017-08-15 郑州云海信息技术有限公司 A kind of PCI_E expansion interfaces and PCI_E card bottom plate

Similar Documents

Publication Publication Date Title
CN203241876U (en) Self-adaptive configuration PCIE expansion box
CN205193795U (en) Multi -functional interface system of extensible
CN206058080U (en) A kind of server master board based on Feiteng processor
CN205229924U (en) PCIE expands integrated circuit board based on high -end server
CN202631999U (en) Lower computer system based on USB interface board card
CN203259954U (en) PCIE expansion slot of standard and user-defined composite signals
CN202512565U (en) IOBOX board
CN103631326A (en) Multi-interface embedded main board
CN202720546U (en) Mainboard used inside portable communication device
CN202189257U (en) PLC expansion output circuit
CN203102076U (en) Extension motherboard and extension system
CN205210880U (en) PCIEBox keysets based on high -end server
CN205334462U (en) USB changes interface converting device of two serial portss
CN204595691U (en) A kind of CPCI-E computer motherboard based on Shen prestige processor and nest plate
CN203759699U (en) Novel USB (universal serial bus) to serial communication interface cable
CN203151466U (en) Positive-negative logic level conversion switching circuit
CN202331457U (en) Data acquirer
CN202472531U (en) Multi-application PCIE (Peripheral Component Interface Express) expansion slot
CN205210761U (en) CPEX industrial control computer mainboard based on explain majestic nest plate
CN205210762U (en) EEB server mainboard based on explain 1610 majestic treaters
CN201489417U (en) Embedded standard industrial computer carrier plate based on COM-Express
CN202758283U (en) Multi-interface flushbonading mainboard
CN202632404U (en) Special main control panel for bank self-service equipment
CN202720547U (en) Main control panel small in size and easy to connect
CN203366189U (en) IPC mainboard

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20131030

Termination date: 20160529