CN203224892U - Baseband SoC (System on Chip) for ultrahigh frequency RFID reader-writer, and ultrahigh frequency RFID reader-writer - Google Patents
Baseband SoC (System on Chip) for ultrahigh frequency RFID reader-writer, and ultrahigh frequency RFID reader-writer Download PDFInfo
- Publication number
- CN203224892U CN203224892U CN 201320225711 CN201320225711U CN203224892U CN 203224892 U CN203224892 U CN 203224892U CN 201320225711 CN201320225711 CN 201320225711 CN 201320225711 U CN201320225711 U CN 201320225711U CN 203224892 U CN203224892 U CN 203224892U
- Authority
- CN
- China
- Prior art keywords
- unit
- module
- bus
- interface
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Transceivers (AREA)
Abstract
The utility model discloses a baseband SoC (System on Chip) for an ultrahigh frequency RFID reader-writer, and the ultrahigh frequency RFID reader-writer. Functional units required for baseband signal processing, such as multiprotocol control, modulation and demodulation, radio frequency control, pre-distortion and AD/DA conversion units, are integrated with a microprocessor on the SoC, and peripheral and system parameters of the chip can be modified by configured open interfaces, thereby achieving the functions of anti-collision, protocol control, data base and middleware, and meeting the requirements of special applications. The SoC provided by the utility model supports all the characters specified by ISO18000-6B/6C and other protocols, and is adjustable in writing/reading speed and alterable in modulation manner, providing convenience in system maintenance and upgrade. Besides, the SoC has the advantages of high integration, low power consumption, high generality, lower cost and good performance.
Description
Technical field
The utility model relates to ultra-high frequency RFID technology, relates in particular to a kind of baseband SOC chip and read write line of ultrahigh frequency radio frequency identification (RFID) reader.
Background technology
Passive type ultrahigh frequency identification UHF rfid system (working frequency range is 860MHz-960MHz) adopts the backscattered modulation pattern, work in the far-field radiation district, have reading/writing distance far away (can reach 3-10 rice), non-visual, characteristics such as read or write speed is fast, label is passive, make it be widely used in fields such as warehouse logistics, parking lot management, asset management, valuables be antitheft.Passive type super high frequency radio frequency identification rfid system is made of read write line, electronic tag and background application system, and wherein read write line and electronic tag are the keys of total system.Electronic tag internal passive and adopt the power supply of passive far end radio frequency, internal resource is limited, can't finish complicated signal to handle, and therefore, the design performance of read write line is the key point of total system performance in rfid system.
Ultrahigh frequency reader-writer is divided into radio-frequency module and baseband module two parts from structure.As shown in Figure 1, wherein radio-frequency module mainly is made up of modulation-demodulation circuit and antenna, mainly finishes the modulation of high-frequency signal, and send and receive, be the air wireless interface between label and the read write line.Baseband module mainly is made of digital signal processing module and agreement control module two parts, digital signal processing module mainly be responsible for to produce the required baseband signal of different modulating mode, and the agreement control module mainly is responsible for the coding/decoding, generation check code of the data of sending out or data are carried out verification, data are carried out framing or unpacked and to the control of radio-frequency head etc.The main task of radio-frequency module is specifically: 1) emission high-frequency signal, and the active electron label, and provide energy for electronic tag; 2) modulate emission signal is moved tremendously high frequency with the baseband signal that baseband module produces, and is sent to electronic tag by antenna; (3) receive also demodulation from the signal of electronic tag.The main task of baseband module is: 1) communicates with application systems software, and the action command that sends of executive system software; 2) signal that receives is carried out synchronously, carry out the filtering moulding to sending signal; 3) according to agreement regulation to the data that the receive reconciliation of encoding; 4) communication process of control and label; 5) anti-collision algorithm of the many labels of realization; 6) realize that the CRC Code And Decode advances control to radio-frequency module; 7) to the encryption that transmits data or decryption processing etc.
At present ultrahigh frequency radio frequency identification (RFID) reader often adopts special chip+MCU or discrete component+MCU or discrete component+DSP(FPGA) etc., but these schemes all have defective: 1) the read write line volume is big, is not suitable for miniaturized application; 2) peripheral circuit complexity; 3) Performance Match is limited, and power consumption is big, cost is high, has caused the such scheme application limitation big.
The utility model content
In view of this, technical problem to be solved in the utility model is to propose a kind of baseband SOC chip and read write line of ultrahigh frequency radio frequency identification (RFID) reader, has the advantage of high integration, low-power consumption, high universalizable, low cost, high-performance, highly versatile.
For reaching this purpose, the utility model by the following technical solutions:
A kind of baseband SOC chip of ultrahigh frequency radio frequency identification (RFID) reader, comprise microprocessor module, reset and clock control module, debugging interface, memory interface, high-speed communication interface, low-speed communication interface, bus on chip, timer module, external interrupt control module, A/D modular converter and D/A modular converter
Described chip also comprises multi-protocols processing module, bus control module and bus conversion module;
Wherein, described bus on chip comprises high speed system bus AHB and low speed peripheral bus APB, and described high speed system bus AHB and low speed peripheral bus APB carry out the bus conversion by bridge, and every bus all is provided with address decoder and bus arbiter; Microprocessor module, debugging interface, memory interface, high-speed communication interface, multi-protocols processing module, bus control module and bus conversion module are connected with described high speed system bus AHB;
Timer module, external interrupt control module and low-speed communication interface are connected with the low speed peripheral bus; The A/D modular converter is connected with the multi-protocols processing module respectively with the D/A modular converter, and resetting is connected with microprocessor module with clock control module;
Described multi-protocols processing module comprises the ahb bus interface, RAM, control register, downsampling unit, variable bandwidth filter, the phase place recovery unit, matched filter, the sampling decision unit, decoding unit, the first CRC check unit, string and converting unit, receive the state of a control machine, parallel serial conversion unit, send the state of a control machine, the second CRC check unit, coding unit, the power unit for scaling, hilbert filter, pre-distortion unit, lag line, frequency hopping control module and up-sampling unit.
Further, described downsampling unit comprises first order downsampling unit and second level downsampling unit, and described second level downsampling unit sampling multiple is adjustable; Described decoding unit comprises FM0 decoding unit and miller decoding unit; Described coding unit comprises PIE coding unit and Manchester coding unit.
Further, described PIE coding unit has the PR-ASK function.
Further, described multi-protocols processing module is supported PR-ASK, DSB-ASK and three kinds of modulation systems of SSB-ASK, wherein, the PR-ASK base band signal modulated is produced by the PIE coding unit, the SSB-ASK base band signal modulated is produced by Xi Er baud wave filter and lag line, and DSB-ASK produces by the output of shielding hilbert filter.
Further, described pre-distortion unit is only worked under the situation that adopts the SSB-ASK mode to modulate.
Further, described chip also comprises one group of special I/O mouth, is used for the control information of feedback information or the transmission radio-frequency front-end of receiving radio frequency front end.
Further, described D/A modular converter comprises 10 DAC output channels of two-way, is respectively applied to the needed I passage of quadrature modulator and Q passage baseband digital signal; One tunnel 8 DAC output channel is used for providing power amplifier control information; Described A/D modular converter comprises 10 ADC input channels of two-way, is respectively applied to import I passage after the quadrature demodulation and the baseband digital signal of Q passage.
Further,
Described debugging interface comprises JTAG debugging interface and serial debugging interface;
Described high-speed communication interface disposes USB2.0 interface, Ethernet interface and GPIO interface;
Described low-speed communication interface configuration has UART interface, SPI interface and I2C interface;
Described timer module disposes 2 16 bit timing counter timers and real-time clocks;
Described memory interface disposes PROM, SRAM, SDRAM, DDR2 and FLASH interface.
Correspondingly, the utility model also discloses a kind of ultrahigh frequency radio frequency identification (RFID) reader, and described read write line comprises baseband SOC chip and radio-frequency module, and described baseband SOC chip is connected with radio-frequency module,
Described radio-frequency module comprises modulation-demodulation circuit and antenna, and described modulation-demodulation circuit is used for finishing the modulation and demodulation of high-frequency signal, and described antenna is used for finishing transmission and the reception of high-frequency signal;
Described baseband SOC chip comprises microprocessor module, resets and clock control module, debugging interface, memory interface, high-speed communication interface, low-speed communication interface, bus on chip, timer module, external interrupt control module, A/D modular converter, D/A modular converter, multi-protocols processing module, bus control module and bus conversion module;
Wherein, described bus on chip comprises high speed system bus AHB and low speed peripheral bus APB, and described high speed system bus AHB is connected by bridge with low speed peripheral bus APB, and every bus all is provided with address decoder and bus arbiter; Microprocessor module, debugging interface, memory interface, high-speed communication interface, multi-protocols processing module, bus control module and bus conversion module are connected with described high speed system bus AHB;
Timer module, external interrupt control module and low-speed communication interface are connected with the low speed peripheral bus; The A/D modular converter is connected with the multi-protocols processing module respectively with the D/A modular converter, and resetting is connected with microprocessor module with clock control module;
Described multi-protocols processing module comprises the ahb bus interface, RAM, control register, downsampling unit, variable bandwidth filter, the phase place recovery unit, matched filter, the sampling decision unit, decoding unit, the first CRC check unit, string and converting unit, receive the state of a control machine, parallel serial conversion unit, send the state of a control machine, the second CRC check unit, coding unit, the power unit for scaling, hilbert filter, pre-distortion unit, lag line, frequency hopping control module and up-sampling unit.
Further, described downsampling unit comprises first order downsampling unit and second level downsampling unit, and described second level downsampling unit sampling multiple is adjustable; Described decoding unit comprises FM0 decoding unit and miller decoding unit; Described coding unit comprises PIE coding unit and Manchester coding unit.
The technical scheme that the utility model provides, support the characteristic of all ISO18000-6B/6C and other other New Deal defineds, read or write speed is adjustable, modulation system is optional, by each functional interface cutting in addition to having disposed, can carry out parameter modification, system maintenance and upgrading easily, to meet application-specific, simultaneously, has the advantage of high integration, low-power consumption, high universalizable, low cost, high-performance, highly versatile.
Description of drawings
Fig. 1 is the basic structure block diagram of read write line in the prior art;
The structured flowchart of the SOC chip of the ultrahigh frequency radio frequency identification (RFID) reader that Fig. 2 provides for the utility model first embodiment;
The structured flowchart of the multi-protocols processing module that Fig. 3 provides for the utility model second embodiment;
The structured flowchart of the ultrahigh frequency radio frequency identification (RFID) reader that Fig. 4 provides for the utility model the 3rd embodiment;
The ultrahigh frequency radio frequency identification (RFID) reader emission interface workflow diagram that Fig. 5 provides for the utility model embodiment;
The ultrahigh frequency radio frequency identification (RFID) reader receiving interface workflow diagram that Fig. 6 provides for the utility model embodiment.
Embodiment
Further specify the technical solution of the utility model below in conjunction with accompanying drawing and by embodiment.Specific embodiment described herein only is used for explanation the utility model, but not to restriction of the present utility model.
SOC (System on Chip) is system level chip, be that functional units such as peripheral hardware, communication interface, A/D and D/A conversion in the needed microprocessor of system, the sheet are integrated on a slice chip, the SOC (system on a chip) that forms has characteristics such as high integration, cost are low, good reliability, low-power consumption.
The structured flowchart of the SOC chip of the ultrahigh frequency radio frequency identification (RFID) reader that Fig. 2 provides for the utility model first embodiment.As shown in Figure 2, described baseband SOC chip comprises microprocessor module, resets and clock control module, debugging interface, memory interface, high-speed communication interface, low-speed communication interface, bus on chip, timer module, external interrupt control module, A/D modular converter, D/A modular converter, multi-protocols processing module, bus control module and bus conversion module;
Wherein, described bus on chip comprises high speed system bus AHB and low speed peripheral bus APB, and described high speed system bus AHB is connected by bridge with low speed peripheral bus APB, and every bus all is provided with address decoder and bus arbiter; Microprocessor module, debugging interface, memory interface, high-speed communication interface, multi-protocols processing module, bus control module and bus conversion module are connected with described high speed system bus AHB;
Timer module, external interrupt control module and low-speed communication interface are connected with the low speed peripheral bus; The A/D modular converter is connected with the multi-protocols processing module respectively with the D/A modular converter, and resetting is connected with microprocessor module with clock control module, and described microprocessor module has the low power consumption control function;
Described multi-protocols processing module comprises the ahb bus interface, RAM, control register, downsampling unit, variable bandwidth filter, the phase place recovery unit, matched filter, the sampling decision unit, decoding unit, the first CRC check unit, string and converting unit, receive the state of a control machine, parallel serial conversion unit, send the state of a control machine, the second CRC check unit, coding unit, the power unit for scaling, hilbert filter, pre-distortion unit, lag line, frequency hopping control module and up-sampling unit.
In the present embodiment, microprocessor module adopts the CPU core (as the CPU core based on leon3) of 32 SPARC frameworks, and this CPU core can be finished the functions such as coordination, configuration and status monitoring of whole SOC chip respectively being formed module by instruction.Utilize software to realize functions such as anti-collision algorithm, protocol stack control at this CPU nuclear, also can be at these kernel operation various common embedded OSs (as Linux or Windows etc.).Described microprocessor has the low power consumption control function, various modes such as support power down, standby, work, wake up, and can independently control each interface module.The mode that the implementation of low-power consumption adopts the dynamic clock Control of Voltage to be combined with gated clock.
Two buses of having followed the AMBA2.0 protocol configuration in the SOC chip based on the leon3 kernel certainly, just describe with specific embodiment herein.As adopting the core chip of other frameworks, the module of interface protocol can realize by the corresponding bus module modular converter of design.
Described debugging interface comprises JTAG debugging interface and serial debugging interface, supports on-line debugging and program to download.
Described memory interface disposes PROM, SRAM, SDRAM, DDR2 and FLASH interface.
Described D/A modular converter comprises 10 DAC output channels of two-way, is respectively applied to the needed I passage of quadrature modulator and Q passage baseband digital signal; One tunnel 8 DAC output channel is used for providing power amplifier control information; Described A/D modular converter comprises 10 ADC input channels of two-way, is respectively applied to import I passage after the quadrature demodulation and the baseband digital signal of Q passage.
Described chip also comprises one group of special I/O mouth, is used for the control information of feedback information or the transmission radio-frequency front-end of receiving radio frequency front end.Along with the different needed control of radio-frequency front-end is different with feedback information, this part is actual to be to design for chip adapts to different radio-frequency front-ends.
High-speed communication interface disposes USB2.0, Ethernet interface, GPIO interface, is convenient to expand new equipment.USB2.0 comprises two kinds of interfaces of principal and subordinate.
The low-speed communication interface configuration has UART interface, SPI interface, IIC interface and two groups 32 s' GPIO mouth.
Timer module comprises 2 16 bit timing counter timers and real-time clocks, can be used as WatchDog Timer, or the PWN output function.
The structured flowchart of the multi-protocols processing module that Fig. 3 provides for the utility model second embodiment.Described multi-protocols processing module is supported ISO18000-6C/6B agreement (this chip is not only supported two kinds of agreements of ISO18000-6B/6C, can also and be used in combination different functional modules by software and realize self-defining agreement).ISO18000-6C/6B is the most frequently used, state-of-the-art two kinds of read write line communication protocols at present, has plurality of advantages such as communication speed is fast, the anticollision performance is good, readable tag quantity is many.In the present embodiment, described multi-protocols processing module comprises the AHB high speed bus interface, RAM, control register, two 16 times of downsampling unit, two 1248 times of variable downsampling unit, a variable bandwidth filter unit, a digital phase place recovery unit, a matched filter unit, a power detector unit, a sampling decision unit, a FM0 decoding unit, a miller decoding unit, two CRC-16 verification unit, a CRC-5 verification unit, go here and there and converting unit for one, one receives the state of a control machine, a parallel serial conversion unit, one sends the state of a control machine, a PIE coding unit, a power unit for scaling, a hilbert filter, a pre-distortion unit, one group of lag line, a frequency hopping control module, a frequency correction unit, the up-sampling unit of multiplexed unit and two 4 times.Described PIE coding unit has the PR-ASK function.
Described multi-protocols processing module is supported PR-ASK, DSB-ASK and three kinds of modulation systems of SSB-ASK, wherein, the PR-ASK base band signal modulated is produced by the PIE coding unit, the SSB-ASK base band signal modulated is produced by Xi Er baud wave filter and lag line, and DSB-ASK produces by the output of shielding hilbert filter.Described pre-distortion unit is only worked under the situation that adopts the SSB-ASK mode to modulate.
Described variable bandwidth filter adopts the algorithm structure of expansion Fourier transform to realize that filter bandwidht is variable; Perhaps, adopt and change the coefficient storage form into RAM, when chip initiation, write the adaptive-bandwidth that required bandwidth filter coefficient is realized wave filter.
PIE coding, FM0 decoding, Miller decoding, CRC check, the RSSI that can finish baseband signal by described multi-protocols processing module detect, receive the clock information recovery of signal, the predistortion that transmits, generation frame synchronization sequence, the state control of requirement etc. that carries on an agreement, and the control information of protocol stack and anti-collision algorithm operate in microprocessor module with the form of software.This mode makes chip have stronger upgrading ability.
When described multi-protocols processing module sends information, the course of work is as follows: after main frame or input equipment are sent to leon3 with control information, leon3 writes required transmission data among the RAM in corresponding address space in the protocol process module according to the requirement of protocol stack, then control register is arranged, with required control information (as data length, the form of synchronous head, the data coded system, the CRC check mode, send data rate etc.) write in the control register, at last with the transmission enable bit set in the control register, module enters transmission flow, the state of a control machine is according to the information in the control register, data are read from RAM, through also sending into CRC check module (CRC-5 or CRC-16) corresponding in the first CRC check unit after the string conversion, the CRC check module of described correspondence produces the corresponding check sign indicating number, and with the packing of data and check code (be about to check code be added on former data after), serial input coding module (PIE coding or Manchester coding), coding module to encode (PIE coding or Manchester coding or PR-ASK coding) back and add corresponding frame head of data, makes data form corresponding frame format according to the information in the control register.Then the data after the framing are sent into the raised cosine filter filtering moulding of roll-offing, after carry out the power convergent-divergent, send into modulation module.According to the information in the control register, select corresponding modulation system, if the DSB-ASK modulation system is then sent into the delayed line of the data after the filtering moulding DAC output of I path, the data after the filtering moulding are sent into the DAC output of Q channel after predistortion.If the SSB-ASK modulation system is then sent into the delayed line of the data after the filtering moulding DAC output of I path, the data after the filtering moulding are sent into the DAC output of Q channel after hilbert filter filtering.
When described multi-protocols processing module receives information, the course of work is as follows: through the I of quadrature receiver output, the Q two paths of signals, at first be converted to digital signal through built-in A/D converter after sending into chip, because A/D is over-sampling a/d C, so digital signal needs the down-sampling through 16 times, the back according to the different choice 1 of receiving velocity 248 times down-sampling (receiving velocity is determined by the order of taking inventory in the agreement, the speed that this means the label return data is determined by read write line, so label return data speed is known for read write line is seen), after the data process variable bandwidth filter filtering of the down-sampling second time, send into digital CDR module (phase bit recovery module) and carry out the recovery of data clock information, the clock information that recovers to come out is sent into the sampling judging module, data message through matched filtering is sampled, data after the sampling are sent into corresponding decoder module (FM0 or miller are determined by control register) decoding, decoded data through the second CRC check unit verification after, after sending into string and modular converter, under the control that receives the state of a control machine, write the RAM in corresponding address space, and the set of accepting state position is represented to accept data finish.After leon3 detects the zone bit set, corresponding RAM data are read, require to handle accordingly according to protocol stack.
The ultrahigh frequency radio frequency identification (RFID) reader emission interface workflow diagram that Fig. 5 provides for the utility model embodiment.As shown in Figure 5, during this interface routine of application call, idiographic flow comprises:
Step 501: interface routine carries out initialization earlier.
Step 502: write and send the data buffer memory.
The data that reception is passed over by primary application program, and will send the AHB address that data are write protocol processing unit transmission path correspondence continuously.
Step 503: write control register.
After writing data and finishing, interface routine will receive the control register information that master routine transmits, and these information are write in the control register (such as: send data length, the selection of transmission rate, the selection of modulation system, the coefficient of wave filter, the coefficient of predistortion etc.).
Step 504: detect and be sent completely zone bit.Send in the control register link enable position 1 time, the transtation mission circuit of protocol processing unit is started working and will send the link enable bit after being finished dealing with and passes through the hardware zero clearing.
Step 505: judge to be sent completely zone bit whether zero clearing in the threshold value T at the fixed time, in this way, execution in step 506; Otherwise, execution in step 507.
Described schedule time threshold value T is the time-out time that interface software arranges, and this time can be according to the actual conditions setting.
Step 506: detected in the T at the fixed time when this position has been cleared in the control register, returned analog value and send successful information.
Step 507: do not detect the control register corresponding positions at the fixed time in the T and be cleared, software quits a program this zone bit zero clearing, and returns error message.
The ultrahigh frequency radio frequency identification (RFID) reader receiving interface workflow diagram that Fig. 6 provides for the utility model embodiment.During this interface routine of application call, idiographic flow is as follows:
Step 601: interface routine at first carries out initialization.
Step 602: write control register.
The control register information that reception is transmitted by master routine, and write appropriate address.
Step 603: receive the data buffer memory.
After the reception enable bit put 1 by program in the control register, the receiving circuit of protocol processing unit began to receive the label return data that analog end transmits, and these data are write the AHB address that protocol processing unit receives the path correspondence.
Step 604: detect and be sent completely zone bit.After data all write, hardware will finish receiving the sign zero clearing to data.
Step 605: judge to be sent completely zone bit whether zero clearing in the threshold value T1 at the fixed time, in this way, execution in step 606; Otherwise, execution in step 609.
Described schedule time threshold value T1 is the time-out time that interface software arranges, and this time can be according to the actual conditions setting.
Step 606: interface routine begins to detect CRC check success zone bit in the control register.
Step 607: judge whether CRC success zone bit puts 1 in the threshold value T2 at the fixed time, in this way, execution in step 608; Otherwise, execution in step 609.
Described schedule time threshold value T2 also is the time-out time that interface software arranges, and this time can be according to the actual conditions setting.
Step 608: return analog value and receive successful information.
Step 609: withdraw from after being resetted by interface routine, and return error message.
The structured flowchart of the ultrahigh frequency radio frequency identification (RFID) reader that Fig. 4 provides for the utility model the 3rd embodiment.As shown in Figure 4, described read write line comprises baseband SOC chip and radio-frequency module, described baseband SOC chip is connected with radio-frequency module, described radio-frequency module comprises modulation-demodulation circuit and antenna, described modulation-demodulation circuit is used for finishing the modulation and demodulation of high-frequency signal, and described antenna is used for finishing transmission and the reception of high-frequency signal;
Described baseband SOC chip comprises microprocessor module, resets and clock control module, debugging interface, memory interface, high-speed communication interface, low-speed communication interface, bus on chip, timer module, external interrupt control module, GPIO interface, A/D modular converter, D/A modular converter, multi-protocols processing module, bus control module and bus conversion module;
Wherein, described bus on chip comprises high speed system bus AHB and low speed peripheral bus APB, and described high speed system bus AHB is connected by bridge with low speed peripheral bus APB, and every bus all is provided with address decoder and bus arbiter; Microprocessor module, debugging interface, memory interface, high-speed communication interface, GPIO interface, multi-protocols processing module, bus control module and bus conversion module are connected with described high speed system bus AHB;
Timer module, external interrupt control module and low-speed communication interface are connected with the low speed peripheral bus; The A/D modular converter is connected with the multi-protocols processing module respectively with the D/A modular converter, and resetting is connected with microprocessor module with clock control module, and described microprocessor module has the low power consumption control function;
Described multi-protocols processing module comprises the ahb bus interface, RAM, control register, downsampling unit, variable bandwidth filter, the phase place recovery unit, matched filter, the sampling decision unit, decoding unit, the first CRC check unit, string and converting unit, receive the state of a control machine, parallel serial conversion unit, send the state of a control machine, the second CRC check unit, coding unit, the power unit for scaling, hilbert filter, pre-distortion unit, lag line, frequency hopping control module and up-sampling unit.
Wherein, described downsampling unit comprises first order downsampling unit and second level downsampling unit, and described second level downsampling unit sampling multiple is adjustable; Described decoding unit comprises FM0 decoding unit and miller decoding unit; Described coding unit comprises PIE coding unit and Manchester coding unit.
Described multi-protocols processing module is supported PR-ASK, DSB-ASK and three kinds of modulation systems of SSB-ASK, wherein, the PR-ASK base band signal modulated is produced by the PIE coding unit, the SSB-ASK base band signal modulated is produced by Xi Er baud wave filter and lag line, and DSB-ASK produces by the output of shielding hilbert filter.
The technical scheme that present embodiment provides, support required various base band signal process functions, agreement control function, codec functions, radio frequency control function, predistortion function, synchronizing function, modulatedemodulate Power Regulation and the processor of UHF rfid interrogator of ISO18000-6C/B agreement to integrate, and can realize support to custom protocol by the mode of revising software.Microprocessor unit (realizing based on the 32bit SPARC framework CPU leon3 that increases income) is arranged in the chip, can Embedded Operating System (linux, uc-os etc.), but the capacity of extended memory, the protocol processing unit of integrated support ISO18000-6C/B, this unit is embedded in the bus as an AHB slave module, and chip also provides open software interface, is used for realizing functions such as anticollision, agreement control, database, middleware.Can be applied to various UHFRFID application scenario easily.
All or part of content in the technical scheme that above embodiment provides can realize that its software program is stored in the storage medium that can read by software programming, storage medium for example: small-sized storages such as FLASH chip, SD card are equipped with.
The above only is preferred embodiment of the present utility model, and is in order to limit the utility model, not all within spirit of the present utility model and principle, any modification of doing, is equal to replacement, improvement etc., all should be included within the protection domain of the present utility model.
Claims (10)
1. the baseband SOC chip of a ultrahigh frequency radio frequency identification (RFID) reader, comprise microprocessor module, reset and clock control module, debugging interface, memory interface, high-speed communication interface, low-speed communication interface, bus on chip, timer module, external interrupt control module, A/D modular converter and D/A modular converter, it is characterized in that
Described chip also comprises multi-protocols processing module, bus control module and bus conversion module;
Wherein, described bus on chip comprises high speed system bus AHB and low speed peripheral bus APB, and described high speed system bus AHB and low speed peripheral bus APB carry out the bus conversion by bridge, and every bus all is provided with address decoder and bus arbiter; Microprocessor module, debugging interface, memory interface, high-speed communication interface, multi-protocols processing module, bus control module and bus conversion module are connected with described high speed system bus AHB;
Timer module, external interrupt control module and low-speed communication interface are connected with the low speed peripheral bus; The A/D modular converter is connected with the multi-protocols processing module respectively with the D/A modular converter, and resetting is connected with microprocessor module with clock control module;
Described multi-protocols processing module comprises the ahb bus interface, RAM, control register, downsampling unit, variable bandwidth filter, the phase place recovery unit, matched filter, the sampling decision unit, decoding unit, the first CRC check unit, string and converting unit, receive the state of a control machine, parallel serial conversion unit, send the state of a control machine, the second CRC check unit, coding unit, the power unit for scaling, hilbert filter, pre-distortion unit, lag line, frequency hopping control module and up-sampling unit.
2. the baseband SOC chip of ultrahigh frequency radio frequency identification (RFID) reader according to claim 1 is characterized in that, described downsampling unit comprises first order downsampling unit and second level downsampling unit, and described second level downsampling unit sampling multiple is adjustable; Described decoding unit comprises FM0 decoding unit and miller decoding unit; Described coding unit comprises PIE coding unit and Manchester coding unit.
3. the baseband SOC chip of ultrahigh frequency radio frequency identification (RFID) reader according to claim 2 is characterized in that, described PIE coding unit has the PR-ASK function.
4. the baseband SOC chip of ultrahigh frequency radio frequency identification (RFID) reader according to claim 2, it is characterized in that, described multi-protocols processing module is supported PR-ASK, DSB-ASK and three kinds of modulation systems of SSB-ASK, wherein, the PR-ASK base band signal modulated is produced by the PIE coding unit, the SSB-ASK base band signal modulated is produced by Xi Er baud wave filter and lag line, and DSB-ASK produces by the output of shielding hilbert filter.
5. the baseband SOC chip of ultrahigh frequency radio frequency identification (RFID) reader according to claim 4 is characterized in that, described pre-distortion unit is only worked under the situation that adopts the SSB-ASK mode to modulate.
6. according to the baseband SOC chip of the described ultrahigh frequency radio frequency identification (RFID) reader of one of claim 1 to 5, it is characterized in that described chip also comprises one group of special I/O mouth, be used for the control information of feedback information or the transmission radio-frequency front-end of receiving radio frequency front end.
7. according to the baseband SOC chip of the described ultrahigh frequency radio frequency identification (RFID) reader of one of claim 1 to 5, it is characterized in that, described D/A modular converter comprises 10 DAC output channels of two-way, is respectively applied to the needed I passage of quadrature modulator and Q passage baseband digital signal; One tunnel 8 DAC output channel is used for providing power amplifier control information; Described A/D modular converter comprises 10 ADC input channels of two-way, is respectively applied to import I passage after the quadrature demodulation and the baseband digital signal of Q passage.
8. according to the baseband SOC chip of the described ultrahigh frequency radio frequency identification (RFID) reader of one of claim 1 to 5, it is characterized in that,
Described debugging interface comprises JTAG debugging interface and serial debugging interface;
Described high-speed communication interface disposes USB2.0 interface, Ethernet interface and GPIO interface;
Described low-speed communication interface configuration has UART interface, SPI interface and I
2C interface;
Described timer module disposes 2 16 bit timing counter timers and real-time clocks;
Described memory interface disposes PROM, SRAM, SDRAM, DDR2 and FLASH interface.
9. a ultrahigh frequency radio frequency identification (RFID) reader is characterized in that, described read write line comprises baseband SOC chip and radio-frequency module, and described baseband SOC chip is connected with radio-frequency module,
Described radio-frequency module comprises modulation-demodulation circuit and antenna, and described modulation-demodulation circuit is used for finishing the modulation and demodulation of high-frequency signal, and described antenna is used for finishing transmission and the reception of high-frequency signal;
Described baseband SOC chip comprises microprocessor module, resets and clock control module, debugging interface, memory interface, high-speed communication interface, low-speed communication interface, bus on chip, timer module, external interrupt control module, A/D modular converter, D/A modular converter, multi-protocols processing module, bus control module and bus conversion module;
Wherein, described bus on chip comprises high speed system bus AHB and low speed peripheral bus APB, and described high speed system bus AHB and low speed peripheral bus APB carry out the bus conversion by bridge, and every bus all is provided with address decoder and bus arbiter; Microprocessor module, debugging interface, memory interface, high-speed communication interface, multi-protocols processing module, bus control module and bus conversion module are connected with described high speed system bus AHB;
Timer module, external interrupt control module and low-speed communication interface are connected with the low speed peripheral bus; The A/D modular converter is connected with the multi-protocols processing module respectively with the D/A modular converter, and resetting is connected with microprocessor module with clock control module;
Described multi-protocols processing module comprises the ahb bus interface, RAM, control register, downsampling unit, variable bandwidth filter, the phase place recovery unit, matched filter, the sampling decision unit, decoding unit, the first CRC check unit, string and converting unit, receive the state of a control machine, parallel serial conversion unit, send the state of a control machine, the second CRC check unit, coding unit, the power unit for scaling, hilbert filter, pre-distortion unit, lag line, frequency hopping control module and up-sampling unit.
10. ultrahigh frequency radio frequency identification (RFID) reader according to claim 9 is characterized in that, described downsampling unit comprises first order downsampling unit and second level downsampling unit, and described second level downsampling unit sampling multiple is adjustable; Described decoding unit comprises FM0 decoding unit and miller decoding unit; Described coding unit comprises PIE coding unit and Manchester coding unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201320225711 CN203224892U (en) | 2013-04-27 | 2013-04-27 | Baseband SoC (System on Chip) for ultrahigh frequency RFID reader-writer, and ultrahigh frequency RFID reader-writer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201320225711 CN203224892U (en) | 2013-04-27 | 2013-04-27 | Baseband SoC (System on Chip) for ultrahigh frequency RFID reader-writer, and ultrahigh frequency RFID reader-writer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203224892U true CN203224892U (en) | 2013-10-02 |
Family
ID=49251890
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201320225711 Expired - Lifetime CN203224892U (en) | 2013-04-27 | 2013-04-27 | Baseband SoC (System on Chip) for ultrahigh frequency RFID reader-writer, and ultrahigh frequency RFID reader-writer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203224892U (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103258228A (en) * | 2013-04-27 | 2013-08-21 | 无锡昶达信息技术有限公司 | Ultrahigh frequency RFID reader, base band system on chip (SOC) and port control method |
| CN106201986A (en) * | 2016-06-22 | 2016-12-07 | 华南理工大学 | A kind of SOC for power energy system |
| CN109921860A (en) * | 2018-12-31 | 2019-06-21 | 浙江悦和科技有限公司 | A kind of PIE coded demodulation method of super low-power consumption |
| CN114595792A (en) * | 2022-05-10 | 2022-06-07 | 深圳市国芯物联科技有限公司 | UHFRFID reader-writer channel selection filter supporting double protocols |
| CN115642937A (en) * | 2022-09-19 | 2023-01-24 | 电子科技大学 | Baseband signal processing system and method in frequency division multiplexing type RFID reader-writer |
-
2013
- 2013-04-27 CN CN 201320225711 patent/CN203224892U/en not_active Expired - Lifetime
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103258228A (en) * | 2013-04-27 | 2013-08-21 | 无锡昶达信息技术有限公司 | Ultrahigh frequency RFID reader, base band system on chip (SOC) and port control method |
| CN106201986A (en) * | 2016-06-22 | 2016-12-07 | 华南理工大学 | A kind of SOC for power energy system |
| CN109921860A (en) * | 2018-12-31 | 2019-06-21 | 浙江悦和科技有限公司 | A kind of PIE coded demodulation method of super low-power consumption |
| CN109921860B (en) * | 2018-12-31 | 2021-10-26 | 浙江悦和科技有限公司 | PIE coding and demodulating method with ultra-low power consumption |
| CN114595792A (en) * | 2022-05-10 | 2022-06-07 | 深圳市国芯物联科技有限公司 | UHFRFID reader-writer channel selection filter supporting double protocols |
| CN114595792B (en) * | 2022-05-10 | 2022-08-16 | 深圳市国芯物联科技有限公司 | UHFRFID reader including channel selection filter supporting dual protocols |
| CN115642937A (en) * | 2022-09-19 | 2023-01-24 | 电子科技大学 | Baseband signal processing system and method in frequency division multiplexing type RFID reader-writer |
| CN115642937B (en) * | 2022-09-19 | 2023-09-08 | 电子科技大学 | Baseband signal processing system and method in frequency division multiplexing type RFID reader-writer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103258228A (en) | Ultrahigh frequency RFID reader, base band system on chip (SOC) and port control method | |
| CN203224892U (en) | Baseband SoC (System on Chip) for ultrahigh frequency RFID reader-writer, and ultrahigh frequency RFID reader-writer | |
| CN101894281B (en) | Baseband signal processing SOC chip of multi-protocol UHF RFID reader | |
| CN103235961A (en) | Base band control chip and ultrahigh frequency radio-frequency identification read-write device | |
| CN108183731A (en) | A kind of low power architecture system of ultra-high-frequency passive RFID digital basebands | |
| CN104361388A (en) | Ultrahigh-frequency wireless sensing tag | |
| CN102222260B (en) | Passive ultra-high frequency radio frequency identification (RFID) electronic tag chip special for vehicle and control method | |
| CN103413166A (en) | Automatic switching power supply system for semi active RFID sensor tag | |
| CN207558004U (en) | GB/T29768-2013 national standard ultra-high frequency RFID labels | |
| KR100766973B1 (en) | Integrated Apparatus of RFID Reading Function and Internet Communication Function and Method thereof | |
| CN103095407A (en) | Digital coding device of reader-writer chip and coding method applying the same | |
| CN201780593U (en) | Fixed type wireless radiofrequency reader-writer | |
| CN201828938U (en) | Baseband signal processing (system-on-chip)SOC chip of multi-protocol (ultrahigh frequency radio frequency identification) UHF RFID reader | |
| CN103077366B (en) | Radio-frequency identification device of multichannel data interface and data transmission method | |
| CN103854037A (en) | Radio frequency identification system for managing fixed assets | |
| CN109871933A (en) | The baseband processor of radio frequency recognizing electronic label | |
| CN102346869A (en) | Ultrahigh-frequency sensor tag chip | |
| CN103971145A (en) | Handheld type Internet of Things terminal | |
| CN101814921B (en) | Coding module of digital baseband system of radio-frequency identification reader | |
| CN203217599U (en) | Baseband control chip and UHF radio frequency read-write device | |
| CN103353944A (en) | Baseband control chip and ultrahigh-frequency radio frequency read-write device | |
| CN203217600U (en) | Base band control chip and ultrahigh frequency radio frequency read-write apparatus | |
| CN208298223U (en) | UHF RFID label chip circuit | |
| CN203838734U (en) | Hand-held type internet of things terminal | |
| CN104700131A (en) | Animal tag testing system based on virtual instrument |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20171103 Address after: West Street, Qingyang District of Chengdu City, Sichuan province 610000 84 1 unit 1 Building 6 floor, No. 628 Patentee after: CHENGDU HONGFU RADIO TECHNOLOGY Co.,Ltd. Address before: 214135 Jiangsu New District of Wuxi City Branch Park University Science Park China sensor network Qingyuan Road No. 20 building B room 406 career Patentee before: WUXI CHANG DA INFORMATION TECHNOLOGY Co.,Ltd. |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20131002 |