CN202940832U - Avionic full duplex real-time Ethernet terminal adapter - Google Patents
Avionic full duplex real-time Ethernet terminal adapter Download PDFInfo
- Publication number
- CN202940832U CN202940832U CN201220457292.8U CN201220457292U CN202940832U CN 202940832 U CN202940832 U CN 202940832U CN 201220457292 U CN201220457292 U CN 201220457292U CN 202940832 U CN202940832 U CN 202940832U
- Authority
- CN
- China
- Prior art keywords
- data
- circuit
- buffer
- terminal adapter
- transtation mission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Abstract
The utility model discloses an avionic full duplex real-time Ethernet terminal adapter, and relates to the technical field of aviation bus ARINC 664 test. The AFDX terminal adapter disclosed by the utility model comprises a transformer, a PMC connector, a data buffer, a data detection unit, a data receiving and transmitting circuit, and a data conversion circuit, wherein the PMC connector is connected with the data buffer through a PCI local bus; the data buffer buffers received data; the data detection unit transmits data packets which reach test conditions to the data receiving and transmitting circuit; the data receiving and transmitting circuit transmits received data to the data conversion circuit, and buffers data transmitted by the data conversion circuit to the data buffer; and the data conversion circuit converts received data into serial data and transmits the serial data to a tested device, and converts the serial data received through the transformer into parallel data of an MII interface and transmits the parallel data to the data receiving and transmitting circuit. The technical solution disclosed by the utility model can realize AFDX function testing, and can also realize protocol testing functions such as fault injection, fault detection and filtering and the like at the same time.
Description
Technical field
The utility model relates to aviation bus ARINC 664 technical field of measurement and test, is specifically related to AFDX (Avionics Full Duplex Switched Ethernet, avionics full duplex real-time ethernet) terminal adapter.
Background technology
AFDX (Avionics Full Duplex Switched Ethernet, avionics full duplex real-time ethernet) be Airbus SAS according to the ARINC664 standard, the technology that realizes for the aircraft data network (Aircraft Data Networks) of determining.Be widely used at present interconnecting electronic system in aviation aircraft is as engine, flight-control component, cruise system etc.Up to now, AFDX has used at A380, in A400M and Boeing B787 project.And based on the equipment of this agreement also increasing, so be sought after very perfect testing scheme, this kind equipment is tested.If can send targetedly specific error message in test process, can whether have problems aspect this for our positioning equipment very easily.
The utility model content
Technical problem to be solved in the utility model is to provide a kind of AFDX real-time ethernet terminal adapter, to realize the AFDX functional test.
In order to solve the problems of the technologies described above, the utility model discloses a kind of avionics full duplex real-time ethernet (AFDX) terminal adapter, comprise transformer, this device also comprises:
The PMC connector is connected with host computer, is connected with data buffer by Peripheral Component Interconnect standard (PCI) local bus;
Data buffer carries out buffer memory to the data of receiving;
The Data Detection unit, according to default test condition, whether the data that detect in data buffer reach test condition, and the Packet Generation that will reach test condition is to the data receiver transtation mission circuit;
Data receiver transtation mission circuit, the data retransmission that the Data Detection unit is sent be to data converting circuit, and the data buffer storage that data converting circuit is sent is to data buffer;
Data converting circuit, the data that the data receiver transtation mission circuit is forwarded are converted to serial data and send to tested equipment by described transformer, and send to the data receiver transtation mission circuit after being converted to by the serial data that described transformer is received the parallel data of MII interface.
Preferably, in said apparatus, described Data Detection unit employing CPU, Programmable Logic Controller.
Preferably, in said apparatus, described data receiver transtation mission circuit adopts logical circuit.
Preferably, in said apparatus, described data converting circuit adopts logical circuit or conversion chip.
Preferably, said apparatus also comprises, the expansion interface that is connected with described transformer.
Preferably, in said apparatus, described expansion interface comprises Ethernet fault injection port.
Preferably, in said apparatus, the interface protection chip is housed on described expansion interface.
The present techniques scheme can realize outside the AFDX functional test, can also realize as protocol test functions such as wrong injection, error detection, filtration, external trigger and digital IO circuits simultaneously.
Description of drawings
Fig. 1 is the structural representation of AFDX terminal adapter in the present embodiment.
Embodiment
For making the purpose of this utility model, technical scheme and advantage clearer, hereinafter in connection with accompanying drawing, technical solutions of the utility model are described in further detail.Need to prove, in the situation that do not conflict, the application's embodiment and the feature in embodiment can make up arbitrarily mutually.
Embodiment 1
The present embodiment provides a kind of AFDX real-time ethernet terminal adapter.This test card can also be realized as protocol test functions such as wrong injection, error detection, filtration, external trigger and digital IO circuits except realizing basic ethernet feature test simultaneously.Its framework as shown in Figure 1, test port is connected by crossover network cables with equipment under test, after AFDX terminal adapter and equipment under test connect, can test accordingly.Particularly, the AFDX terminal adapter that provides of the present embodiment is made of following each several part.
The PMC connector is connected with host computer, is connected with data buffer by PCI (Peripheral Component Interconnect standard) local bus;
Data buffer carries out buffer memory to the data of receiving;
The Data Detection unit, according to default test condition, whether the data that detect in data buffer reach test condition, and the Packet Generation that will reach test condition is to the data receiver transtation mission circuit;
Data receiver transtation mission circuit, the data retransmission that the Data Detection unit is sent be to data converting circuit, and the data buffer storage that data converting circuit is sent is to data buffer;
Data converting circuit, the data that the data receiver transtation mission circuit is forwarded are converted to serial data and send to tested equipment by transformer, and send to the data receiver transtation mission circuit after being converted to by the serial data that transformer is received the parallel data of MII interface.
Wherein, the Data Detection unit can adopt the data processing chips such as CPU, Programmable Logic Controller to realize.The data receiver transtation mission circuit can adopt logical circuit to realize.And data converting circuit can adopt logical circuit or conversion chip to realize.
Default test condition comprises whether frame gap exists fault, and judgement has or not lead code mistake, SFD mistake or CRC check mistake etc.Particularly, for different test conditions, one circuit-switched data testing circuit can be set respectively.For example, the Data Detection unit can comprise parallel frame gap failure detector circuit, lead code error detect circuit, SFD error detect circuit and CRC check error detect circuit.Wherein, each testing circuit can adopt logical circuit or CPU, Programmable Logic Controller FPGA etc.
Need to prove, above-mentioned AFDX real-time ethernet terminal adapter also provides two AFDX protocol test ports, is used for accessing the test cable.Can utilize the PMC structural design to realize that the pci bus interface of 32Bit33/66MHz is used for realizing communicating by letter of this AFDX real-time ethernet terminal adapter and test PC.The requirement of two kinds of Interface realization IRIG-B timing codes of RS422 and TTL also is provided, and TTL input/output interface synchronous and that trigger provides support.Also can provide passage TTL input more than 2 and TTL output signal as expansion by level transferring chip.Also have a 100M Ethernet interface to provide by transformer.
Wherein, the PCI port: test environment provides the pci interface of 32Bit33/66MHz, can realize easily the data upload of local test environment, and host computer issues data to the management to the local test environment of local test environment and upper computer software.
Ethernet fault injection port: we provide a common 100M ethernet port, and this network interface directly is connected with administration module, can directly access this integrated circuit board, to work such as integrated circuit board fault function of injecting and management.
The IRIG-B interface: we provide the interface of IRIG-B, and we can access GPRS equipment by this interface, coordinate the temperature compensating crystal oscillator on this test card, very accurate time scale information can be provided for our packet and provide convenience in the test transmission delay.
Trigger interface: provide and trigger the input and output interface, send in can conveniently testing or receive when needing some extraneous triggering signals inputs, the triggering that perhaps needs to export some triggering signals and be miscellaneous equipment is provided convenience.
Interface protection: externally interface we all adopted the interface protection chip that inherent equipment is protected, can to test environment not cause great damage at the access signal when undesirable with assurance equipment.
The below further describes the operation principle of lower above-mentioned AFDX real-time ethernet terminal adapter again.
The course of work of the above-mentioned AFDX real-time ethernet of paper terminal adapter transceiving data:
when equipment under test sends data to this AFDX real-time ethernet terminal adapter, physical signalling on netting twine first enters data converting circuit by transformer, by data converting circuit, serial data is converted into the parallel data of MII interface, these parallel datas are temporarily stored in data buffer by the data receiver transtation mission circuit, the data that Data Management Unit will be temporarily stored in data buffer are resolved, whether the judgment frame gap exists fault successively, judgement has or not the lead code mistake, SFD mistake or CRC check mistake etc., deliver to host computer with result with without the packet of any fault by pci bus at last.
When host computer sends data by this AFDX real-time ethernet terminal adapter to equipment under test, can receive all Frames that host computer issues, and Data Management Unit can customize different screening conditions in advance, in order to find the special data package that will seek.Also all packets can be passed on PC and analyze for upper computer software.Particularly: host computer is delivered to data buffer by pci bus with data, Data Management Unit is by the packet in the mode data query buffer of poll, when finding the packet (namely satisfying the packet of the screening conditions of customization in advance) that will send, the data receiver transtation mission circuit will be with this Packet Generation to data converting circuit, then is converted to serial data by data converting circuit and sends by transformer.
In addition, Data Management Unit can also add some testing schemes according to different customized demand, transmission requirement and testing requirement.Such as injecting misdata according to testing requirement in packet.
Also have some schemes, increasing has the crawl circuit, thereby will deliver to host computer for monitoring after the packet crawl that send and analyze in data send.
The above is only preferred embodiments of the present utility model, is not be used to limiting protection range of the present utility model.All within spirit of the present utility model and principle, any modification of making, be equal to replacement, improvement etc., within all should being included in protection range of the present utility model.
Claims (7)
1. an avionics full duplex real-time ethernet AFDX terminal adapter, comprise transformer, it is characterized in that, this device also comprises:
The PMC connector is connected with host computer, is connected with data buffer by Peripheral Component Interconnect Standard PC I local bus;
Data buffer carries out buffer memory to the data of receiving;
The Data Detection unit, according to default test condition, whether the data that detect in data buffer reach test condition, and the Packet Generation that will reach test condition is to the data receiver transtation mission circuit;
Data receiver transtation mission circuit, the data retransmission that the Data Detection unit is sent be to data converting circuit, and the data buffer storage that data converting circuit is sent is to data buffer;
Data converting circuit, the data that the data receiver transtation mission circuit is forwarded are converted to serial data and send to tested equipment by described transformer, and send to the data receiver transtation mission circuit after being converted to by the serial data that described transformer is received the parallel data of MII interface.
2. device as claimed in claim 1, is characterized in that,
Described Data Detection unit adopts CPU, Programmable Logic Controller.
3. device as claimed in claim 1 or 2, is characterized in that,
Described data receiver transtation mission circuit adopts logical circuit.
4. device as claimed in claim 3, is characterized in that,
Described data converting circuit adopts logical circuit or conversion chip.
5. device as claimed in claim 1, is characterized in that, this device also comprises:
The expansion interface that is connected with described transformer.
6. device as claimed in claim 5, is characterized in that,
Described expansion interface comprises Ethernet fault injection port.
7. device as claimed in claim 5, is characterized in that, the interface protection chip is housed on described expansion interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201220457292.8U CN202940832U (en) | 2012-09-07 | 2012-09-07 | Avionic full duplex real-time Ethernet terminal adapter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201220457292.8U CN202940832U (en) | 2012-09-07 | 2012-09-07 | Avionic full duplex real-time Ethernet terminal adapter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202940832U true CN202940832U (en) | 2013-05-15 |
Family
ID=48325054
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201220457292.8U Expired - Lifetime CN202940832U (en) | 2012-09-07 | 2012-09-07 | Avionic full duplex real-time Ethernet terminal adapter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202940832U (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103617132A (en) * | 2013-11-29 | 2014-03-05 | 中国航空无线电电子研究所 | Ethernet terminal sending achieving method based on shared storage and terminal device |
| CN105045947A (en) * | 2014-04-30 | 2015-11-11 | 波音公司 | File, command and aircraft data transmission tool |
| CN105446226A (en) * | 2015-12-23 | 2016-03-30 | 中国航天空气动力技术研究院 | Aero engine controller |
| CN108494599A (en) * | 2018-03-29 | 2018-09-04 | 北京润科通用技术有限公司 | A kind of ARINC664 bus failures injected system and method |
| CN109246081A (en) * | 2018-08-07 | 2019-01-18 | 中国航空无线电电子研究所 | Aerial Electronic Equipment AFDX bus and A429, RS422 bus data conversion method |
-
2012
- 2012-09-07 CN CN201220457292.8U patent/CN202940832U/en not_active Expired - Lifetime
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103617132A (en) * | 2013-11-29 | 2014-03-05 | 中国航空无线电电子研究所 | Ethernet terminal sending achieving method based on shared storage and terminal device |
| CN103617132B (en) * | 2013-11-29 | 2016-08-17 | 中国航空无线电电子研究所 | A kind of ethernet terminal based on shared storage sends implementation method and terminal installation |
| CN105045947A (en) * | 2014-04-30 | 2015-11-11 | 波音公司 | File, command and aircraft data transmission tool |
| CN105446226A (en) * | 2015-12-23 | 2016-03-30 | 中国航天空气动力技术研究院 | Aero engine controller |
| CN108494599A (en) * | 2018-03-29 | 2018-09-04 | 北京润科通用技术有限公司 | A kind of ARINC664 bus failures injected system and method |
| CN109246081A (en) * | 2018-08-07 | 2019-01-18 | 中国航空无线电电子研究所 | Aerial Electronic Equipment AFDX bus and A429, RS422 bus data conversion method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN202940832U (en) | Avionic full duplex real-time Ethernet terminal adapter | |
| CN102647320B (en) | Integrated circuit suitable for high-speed 1553 bus protocol control | |
| CN108063799B (en) | Serial distributed analog quantity airborne acquisition system | |
| CN109558371B (en) | Method for communicating with a microcontroller, and computing system | |
| CN105138495B (en) | The ARINC659 bus control units of embedded microcontroller | |
| EP2628087B1 (en) | Methods and systems for testing electrical behavior of an interconnect having asymmetrical links | |
| CN202940829U (en) | Avionic full duplex real-time Ethernet fault injection device | |
| CN105573239A (en) | High speed backboard bus communication control device and method | |
| CN202818339U (en) | AFDX time delay measuring device | |
| CN101312302A (en) | Parallel signal transmission method of uninterrupted power source | |
| CN104468035B (en) | A kind of distribution POS data reliability transmission system and method | |
| CN110177058B (en) | Ethernet switch board state monitoring transceiver based on FPGA | |
| CN106201971A (en) | A kind of railway signal safety computer platform based on bus synchronous verification | |
| CN101188488B (en) | Control method and device for half duplex communication receiving/transmission | |
| CN103885421A (en) | Standard bus controller | |
| Laddha et al. | A review on serial communication by UART | |
| CN102638306A (en) | 1394b optical bus monitor and monitoring method thereof | |
| CN208386577U (en) | Communication system based on M-LVDS how main high-speed bus in real time | |
| CN103441818B (en) | The detection method of a kind of data transmission fault and device | |
| CN204597989U (en) | Based on the AFDX terminal test equipment of CPCI interface | |
| CN110096002A (en) | A kind of automatization test system and test method based on CANFD bus | |
| CN201060545Y (en) | Half-duplex communication transmitting-receiving controller | |
| CN110445569B (en) | Integrated system with timing and instruction synchronization function | |
| CN204597988U (en) | The AFDX terminal test equipment of Based PC PCI interface | |
| Zhang et al. | A high-speed serial transport platform based on SRIO for high-resolution image |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term |
Granted publication date: 20130515 |
|
| CX01 | Expiry of patent term |