CN202918261U - Time delay device making use of 555 timer and medical equipment - Google Patents
Time delay device making use of 555 timer and medical equipment Download PDFInfo
- Publication number
- CN202918261U CN202918261U CN 201220530680 CN201220530680U CN202918261U CN 202918261 U CN202918261 U CN 202918261U CN 201220530680 CN201220530680 CN 201220530680 CN 201220530680 U CN201220530680 U CN 201220530680U CN 202918261 U CN202918261 U CN 202918261U
- Authority
- CN
- China
- Prior art keywords
- timer
- time
- resistance
- delay
- delay mechanism
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000007246 mechanism Effects 0.000 claims description 32
- 230000005669 field effect Effects 0.000 claims description 14
- 238000005516 engineering process Methods 0.000 abstract description 3
- 230000003111 delayed effect Effects 0.000 abstract description 2
- 239000003990 capacitor Substances 0.000 description 11
- 238000010586 diagram Methods 0.000 description 7
- 230000001960 triggered effect Effects 0.000 description 7
- 230000008901 benefit Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Landscapes
- Measurement Of Predetermined Time Intervals (AREA)
Abstract
The utility model relates to the field of time delay technology, and discloses a time delay device making use of a 555 timer and medical equipment comprising the same. According to one embodiment, the time delay device comprises a 555 timer and a transistor, wherein the base electrode of the transistor is connected onto the trigger input end of the 555 timer; the emitter electrode of the transistor is connected onto the threshold end and the discharge end of the 555 timer; and the collector electrode of the transistor is grounded. According to the time delay circuit making use of the 555 timer provided by the utility model, the duration of the delayed time can be flexibly and conveniently adjusted by randomly setting the length of the input pulse.
Description
Technical field
The utility model relates generally to time-delay mechanism, and is particularly related to the time-delay mechanism that utilizes 555 timers, also relates to a kind of Medical Devices that comprise this time-delay mechanism.
Background technology
Nowadays, along with developing rapidly of science and technology, delayer is more and more extensive in the application of every field.And the specific field for the different delayed time device is applied to has also proposed more and more higher requirement to the performance of delayer.
555 integrated circuits begin to be to use as timer, so be called again 555 timers or 555 time-base circuits.Because its reliable operation, adaptation convenience, cheap, so be widely used at present in the various electronic products, 555 IC interiors contain tens components and parts, voltage divider, comparator, basic R-S flip-flop, discharge circuit, triode and drive circuit etc. are arranged, the circuit more complicated is the mixture of analog circuit and digital circuit.Fig. 1 shows the pin schematic diagram of 555 timer chips.As shown in Figure 1, the pin of 555 timer chips comprises: ground end (pin one, GND), trigger input (pin two, Trigger), output (pin 3, Output), reset terminal (pin 4, Reset), control voltage end (pin 5, Control Voltage), threshold value end (pin 6, Threshold), discharge end (pin 7, Discharge) and power end (pin 8 ,+Vcc).
In the delay circuit that utilizes 555 timers (being designated hereinafter simply as prior art 555 delay circuits) of prior art, except 555 timer chips, also comprise resistance R 1, capacitor C 1 and C2 etc.Fig. 2 shows a kind of circuit diagram of prior art 555 delay circuits.
Fig. 3 shows the time-delay sequential chart of prior art 555 delay circuits.Can find out, at moment A place, input (pin two) pulse trailing edge triggers, so that output (pin 3) becomes high level by low level, and while V
CCPower supply charges to C1 by R1, and threshold value end (pin 6) raises since 0.Elapsed time t
2=1.1*R1*C1(is in this formula, and R1 and C1 are respectively resistance value and capacitance) after, at moment C place, threshold value end (pin 6) reaches 2/3V
CC, at this moment, be triggered becomes low level by high level to output (pin 3).
Can find out, in prior art 555 delay circuits, the moment A that triggers from input begins Time delay, and the moment B(that input resets is namely, behind the moment A through t1) must be before the moment C that output resets.
B is after the moment C that output resets constantly if input pulse continues for some time low level, and then time-delay may be affected next time.
In addition, in some occasion, postpone the period if require to prolong, then must adjust the value of R1 and C1, this also is very inconvenient.
For example, in X-ray machine safety circuit field, it has the software and hardware double protection functions.When safety circuit triggered, software and hardware worked simultaneously, and when safety circuit triggers releasing, required hardware reset to postpone a period of time than the software reset, was can random length during this period of time.Each by changing the value of R1 and C1, change time t
2=1.1*R1*C1, thus the length of time of delay adjusted, and this is and trouble.
Publication number is that the Chinese patent application (also having applied for utility model simultaneously) of CN102427351A discloses a kind of 555 time-base circuit overlong timers.This timer is by 12V DC power supply, timing capacitor quick charge and slowly discharge circuit, mono-stable timing circuit, control and warning circuit, working state indicating circuit form; The model that time-base circuit IC1 in the mono-stable timing circuit adopts is NE555.The present invention has thoroughly solved the timing circuit of time spent with basic circuit design, and the circuit delay time is difficult to surpass 40 minutes, and to the high reality of timing capacitor electric leakage index request, otherwise the delay time of circuit will significantly shorten.The monostable circuit of time spent base the electric circuit constitute of the present invention is used the electrochemical capacitor of common low capacity and the potentiometer of little resistance (resistance), and is only increased by 2 common components, has realized the good result of circuit ultra-delay.Whole components and parts of 555 time-base circuit overlong timers can all be packed in the magazine of 86 profile plates, make it to become the standard module that the electrician uses.
The utility model content
The utility model is intended to propose a kind of improved 555 timer time-delay mechanisms that utilize, so that change time of delay, is not subjected to the restriction of input pulse length.
According to embodiment of the present utility model, a kind of time-delay mechanism is provided, comprise 555 timers, this time-delay mechanism also comprises a transistor, wherein, this transistorized base stage is connected to the triggering input of this 555 timer, and this transistorized emitter is connected to threshold value end and the discharge end of this 555 timer, and this transistorized grounded collector.
Alternatively, this transistorized emitter is connected to threshold value end and the discharge end of this 555 timer by one second resistance.
Alternatively, the threshold value end of this 555 timer and discharge end are connected to a power supply by one first resistance, and by one first capacity earth.
Alternatively, the triggering input of this 555 timer is connected to power supply by one the 3rd resistance.
Alternatively, wherein the resistance value of the second resistance much smaller than the resistance value of the first resistance.
According to another embodiment of the present utility model, a kind of time-delay mechanism also is provided, comprise 555 timers, this time-delay mechanism also comprises a field-effect transistor, wherein, the grid of this field-effect transistor is connected to the triggering input of this 555 timer, and the source electrode of this field-effect transistor is connected to threshold value end and the discharge end of this 555 timer, and the grounded drain of this field-effect transistor.
Alternatively, the source electrode of this field-effect transistor is connected to threshold value end and the discharge end of this 555 timer by one second resistance.
Alternatively, the threshold value end of this 555 timer and discharge end are connected to a power supply by one first resistance, and by one first capacity earth.
Alternatively, the triggering input of this 555 timer is connected to power supply by one the 3rd resistance.
Alternatively, the resistance value of the second resistance is much smaller than the resistance value of the first resistance.
According to an again embodiment of the present utility model, a kind of Medical Devices also are provided, it is characterized in that, these Medical Devices comprise aforesaid any one time-delay mechanism.
By the delay circuit that utilizes 555 timers according to the utility model embodiment is provided, can adjusts flexibly and easily the length of time of delay by the length of input pulse is set arbitrarily, thereby guarantee system reliability.
Description of drawings
The below will make clearer above-mentioned and other feature and advantage of the present utility model of those of ordinary skill in the art by describe preferred embodiment of the present utility model in detail with reference to accompanying drawing, in the accompanying drawing:
Fig. 1 illustrates the pin schematic diagram of 555 timer chips of prior art.
Fig. 2 illustrates the circuit diagram of prior art 555 delay circuits.
Fig. 3 illustrates the time-delay sequential chart of prior art 555 delay circuits.
Fig. 4 is the block diagram that illustrates according to the structure of the time-delay mechanism that utilizes 555 timers of the utility model embodiment.
Fig. 5 is the circuit diagram that illustrates according to the time-delay mechanism that utilizes 555 timers of the utility model embodiment.
Fig. 6 is the time-delay sequential chart that illustrates according to the time-delay mechanism that utilizes 555 timers of the utility model embodiment.
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, by the following examples the utility model is further described.Below by these example embodiment are described with reference to the drawings, thereby explain the utility model.
With reference to figure 4, it illustrates the block diagram according to the structure of the time-delay mechanism of the utility model example embodiment.
This time-delay mechanism comprises a transistor and 555 delay circuits.This transistorized base stage is connected to the triggering input of this 555 timer, this transistorized grounded collector, and this transistorized emitter is connected to threshold value end and the discharge end of this 555 timer.
This transistor also can be field-effect transistor.In the transistorized situation of being on the scene effect, the grid of this field-effect transistor is connected to the triggering input of this 555 timer, the grounded drain of this field-effect transistor, and the source electrode of this field-effect transistor is connected to threshold value end and the discharge end of this 555 timer.
The below is take triode as example, describes operation according to the time-delay mechanism that utilizes 555 timers of the utility model embodiment in detail in conjunction with Fig. 5 and 6.In the present embodiment, with the LM555 timer of the American National instrument company (National Semiconductor) under the Texas Instrument (Texas Instruments) (
Http:// www.ti.com/product/lm555) describe for example.In view of the common fundamental characteristics of 555 timers, 555 timers that those skilled in the art obviously can adopt other company to provide.
As shown in Figure 5,555 timer J1 are triggered the base stage B that input (pin two) is connected to outside triode V1, link to each other with the emitter E of triode V1 by one second resistance R 2 after the threshold value end (pin 6) of J1 is connected to discharge end (pin 7), and with the collector electrode C ground connection of triode V1.The threshold value end of this 555 timer and discharge end are connected to power supply by one first resistance R 1, and by one first capacitor C, 1 ground connection, wherein the resistance value of the second resistance much smaller than the resistance value of the first resistance be R2＜＜R1.The triggering input of this 555 timer is connected to power supply by one the 3rd resistance R 3.Control voltage end (pin 5) passes through for example 0.01 μ F of one second capacitor C 2() ground connection.
Under the normal condition, J1 triggers input (pin two) and is high level by drawing on the 3rd resistance R 3, and the inner triode of J1 is conducting state, and the 6th pin and the 7th pin are low level.When (for example applying low level signal at moment A place to triggering input (pin two), the safety circuit signal) time, by the databook (Datasheet) of J1 as can be known, trigger input (pin two) pulse trailing edge and trigger, so that J1 output (pin 3) is uprised by low.Simultaneously, the inner triode of J1 turn-offs (to be connected to the pin 7 of J1).Because the low level signal of J1 input (pin two) triggers outside triode V1 conducting simultaneously, so J1 threshold value end (pin 6) continues to keep low signal constant.
Any a period of time t
1After, at moment B place, be triggered when becoming high level by low level when triggering input (pin two), the signal of J1 output (pin 3) continues to keep high level constant, the inside triode of J1 also continues to keep off state, and outside triode V1 then is turned off.This moment V
CCPower supply is by 1 charging of 1 pair of the first capacitor C of the first resistance R, and J1 threshold value end (pin 6) raises since 0.
Elapsed time t
2Behind=the 1.1*R1*C1, at moment C place, J1 threshold value end (pin 6) reaches 2/3V
CC, be triggered becomes low level by high level to output (pin 3).
Can find out by above description, crucial part of the present utility model is, increased after the outside triode V1, the charging of the first capacitor C 1 is triggered from the input pulse trailing edge by J1, the input pulse rising edge that changes into by J1 triggers, thereby so that the low level duration of input pulse is unrestricted, and can adjust easily time of delay.
Specifically, in prior art 555 delay circuits, at moment A place, when the input pulse saltus step is low level, V
CCPower supply begins to 1 charging of the first capacitor C, at time t by the first resistance R 1
2After=the 1.1*R1*C1, charging finishes, and the time-delay process also finishes.
And in the utility model, be low level time t at input pulse
1During this time, the output pulse keeps high level, and the first capacitor C 1 keeps not being recharged.Only from the moment B that the input pulse saltus step is high level, V
CCPower supply is by 1 charging of 1 pair of the first capacitor C of the first resistance R, at time t
2After=the 1.1*R1*C1, charging finishes, and the output pulse is triggered and becomes low level, and the time-delay process finishes thereupon.
That is to say, by introducing external transistor V1, can be low level time t by input pulse is set arbitrarily
1, adjust the length of time of delay.This is to be easy to very much to realize and convenient operation, and its cost is and cheap.
The utility model embodiment also provides a kind of Medical Devices, and these Medical Devices comprise above-mentioned any one time-delay mechanism.Medical Devices can be X-ray machine, MR imaging apparatus or CT machine etc.
The utility model relates to the technical field of time-delay, discloses a kind of time-delay mechanism and a kind of Medical Devices that comprise described time-delay mechanism that utilize 555 timers.Wherein, according to an embodiment, a kind of time-delay mechanism comprises 555 timers, this time-delay mechanism also comprises a transistor, wherein, this transistorized base stage is connected to the triggering input of this 555 timer, and this transistorized emitter is connected to threshold value end and the discharge end of this 555 timer, and this transistorized grounded collector.By the delay circuit that utilizes 555 timers according to the utility model embodiment is provided, can by the length of input pulse is set arbitrarily, adjust flexibly and easily the length of time of delay.
Above the time-delay mechanism of 555 timers that utilizes provided by the utility model is described in detail.Although illustrated and described example embodiment more of the present utility model; but the above only is preferred embodiment of the present utility model; not in order to limit the utility model; all within spirit of the present utility model and principle; any modification of doing, be equal to replacement, improvement etc., all should be included within the protection range of the present utility model.
Claims (8)
1. a time-delay mechanism comprises 555 timers,
It is characterized in that, this time-delay mechanism also comprises a transistor,
Wherein, this transistorized base stage is connected to the triggering input of this 555 timer,
This transistorized emitter is connected to threshold value end and the discharge end of this 555 timer, and
This transistorized grounded collector.
2. time-delay mechanism according to claim 1,
Wherein, this transistorized emitter is connected to threshold value end and the discharge end of this 555 timer by one second resistance.
3. a time-delay mechanism comprises 555 timers,
It is characterized in that, this time-delay mechanism also comprises a field-effect transistor,
Wherein, the grid of this field-effect transistor is connected to the triggering input of this 555 timer,
The source electrode of this field-effect transistor is connected to threshold value end and the discharge end of this 555 timer, and
The grounded drain of this field-effect transistor.
4. time-delay mechanism according to claim 3,
Wherein, the source electrode of this field-effect transistor is connected to threshold value end and the discharge end of this 555 timer by one second resistance.
5. according to claim 2 or 4 described time-delay mechanisms,
Wherein, the threshold value end of this 555 timer and discharge end are connected to a power supply by one first resistance, and by one first capacity earth.
6. time-delay mechanism according to claim 5,
Wherein, the resistance value of the second resistance is much smaller than the resistance value of the first resistance.
7. each described time-delay mechanism in 4 according to claim 1,
Wherein, the triggering input of this 555 timer is connected to power supply by one the 3rd resistance.
8. Medical Devices is characterized in that, these Medical Devices comprise such as each described time-delay mechanism in the claim 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220530680 CN202918261U (en) | 2012-10-17 | 2012-10-17 | Time delay device making use of 555 timer and medical equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220530680 CN202918261U (en) | 2012-10-17 | 2012-10-17 | Time delay device making use of 555 timer and medical equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202918261U true CN202918261U (en) | 2013-05-01 |
Family
ID=48166536
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201220530680 Expired - Fee Related CN202918261U (en) | 2012-10-17 | 2012-10-17 | Time delay device making use of 555 timer and medical equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202918261U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106208655A (en) * | 2016-08-31 | 2016-12-07 | 武汉烽火网络有限责任公司 | A kind of reliable access device of low-voltage dc power supply |
-
2012
- 2012-10-17 CN CN 201220530680 patent/CN202918261U/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106208655A (en) * | 2016-08-31 | 2016-12-07 | 武汉烽火网络有限责任公司 | A kind of reliable access device of low-voltage dc power supply |
| CN106208655B (en) * | 2016-08-31 | 2018-10-09 | 武汉烽火网络有限责任公司 | A kind of reliable access device of low-voltage dc power supply |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105826963B (en) | A kind of method, charging circuit and terminal for detecting cell voltage | |
| CN110774907A (en) | A detection and single wake-up circuit of a charging CC signal | |
| KR102185108B1 (en) | Electronic apparatus and power supply circuit thereof | |
| CN104050050A (en) | Watchdog control circuit and control method | |
| CN202918261U (en) | Time delay device making use of 555 timer and medical equipment | |
| US7616031B2 (en) | Hard reset and manual reset circuit assembly | |
| CN102789770B (en) | GOA (Gate Driver on array) resetting circuit, array substrate and display | |
| US20120280727A1 (en) | Power-on reset circuit | |
| CN206684514U (en) | A kind of vehicle power control circuit | |
| CN204539105U (en) | Power on and power-off sequential control circuit | |
| CN209070958U (en) | Common electrode voltage generating circuit and display device | |
| CN107666307B (en) | USB inserts detection circuitry and USB inserts check out test set | |
| CN102487274A (en) | Delay circuit and timing controller with the delay circuit | |
| CN203775172U (en) | High level reset circuit capable of coping with power supply voltage collapse | |
| CN103983955A (en) | Power monitoring method in receiving and transmitting module test | |
| CN105514934B (en) | The output over-voltage protection method and system of indirect output voltage partial pressure setting circuit | |
| Kostopoulos | Design and analysis nomograms for pulse-width and frequency modulation using the 555 timer | |
| CN204578815U (en) | Power down memory circuit | |
| CN210745101U (en) | Power supply control circuit | |
| CN110531818A (en) | Sequential control method and circuit | |
| CN204013456U (en) | Switching circuit | |
| CN202887168U (en) | Watchdog circuit suitable for unattended operation device | |
| CN114896190A (en) | Universal serial bus switch circuit and electronic equipment | |
| CN108462227B (en) | Control system for realizing DC and Micro USB double charging | |
| CN203708210U (en) | Trigger delaying circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130501 Termination date: 20151017 |
|
| EXPY | Termination of patent right or utility model |