CN202694039U - Adapter circuit - Google Patents

Adapter circuit Download PDF

Info

Publication number
CN202694039U
CN202694039U CN 201220327632 CN201220327632U CN202694039U CN 202694039 U CN202694039 U CN 202694039U CN 201220327632 CN201220327632 CN 201220327632 CN 201220327632 U CN201220327632 U CN 201220327632U CN 202694039 U CN202694039 U CN 202694039U
Authority
CN
China
Prior art keywords
port
circuit
processor
resistance
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 201220327632
Other languages
Chinese (zh)
Inventor
王维维
杨杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sichuan Jiuzhou Electric Group Co Ltd
Original Assignee
Sichuan Jiuzhou Electric Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sichuan Jiuzhou Electric Group Co Ltd filed Critical Sichuan Jiuzhou Electric Group Co Ltd
Priority to CN 201220327632 priority Critical patent/CN202694039U/en
Application granted granted Critical
Publication of CN202694039U publication Critical patent/CN202694039U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Information Transfer Systems (AREA)
  • Power Sources (AREA)

Abstract

The utility model relates to the field of signal conversion, in particular to an adapter circuit which is used for realizing conversion of USB (universal serial bus) serial port data and CAN(controller area network). The adapter circuit is characterized in that a bridge circuit is connected with a CAN conversion circuit through a processor, so that conversion of USB data and CAN bus transmission data is achieved, and complexity in transmission of the USB data and the CAN data is overcome. The adapter circuit is simple in structure and high in data transceiving efficiency, is low-cost and high-reliability, and supports remote communication. The adapter circuit comprises the bridge circuit, the processor and a CAN adapter circuit, wherein a port of the bridge circuit is connected with a port of a CAN controller. The adapter circuit is applied to the field of signal conversion.

Description

A kind of adapter circuit
Technical field
The utility model relates to signal conversion field, especially relates to a kind of adapter circuit of mutually changing that USB serial data and CAN bus data are carried out.
Background technology
The abbreviation explanation
The CAN bus: the abbreviation of Controller Area Network is the serial communication protocol of ISO International standardization;
Spi bus: the baseband signal line of the spi bus of MOTOROLA company is 3 transmission lines, i.e. SI, SO, SCK.The speed of transmission is by clock signal SCK decision, and SI is that data input, SO are the data outputs;
UART communication: UART is a kind of general serial data bus, for asynchronous communication.This bus two-way communication, can realize full duplex transmission and reception;
Usb bus: universal serial bus is USB (universal serial bus), and USB interface, between PS/2 interface and serial paralled interface, allows the outer hot plug under open state that is located at.
The CAN bus has been widely used in consumer electronics and various industrial measurement and controls scene.Inner each node of CAN bus network, with multiple host pattern work, has stronger verifying function, and communication media is selected twisted-pair feeder, and when maximum communication distance reaches 10km, speed can reach 1Mbps.
Take in the control system that computing machine is host computer, the USB mouth relatively is suitable as the interface of computing machine and measurement and control network.The USB2.0 port transmission rate is 12Mbps, has plug and play and warm connection function, and built-in power can provide to peripheral hardware the power supply of 5V and maximum 500mA.
In actual development application, (1) if master controller without the CAN interface or need to a plurality of peripheral communications with CAN interface, will realize with the additional CAN controller chip of master controller.At present, the industrial most widely used CAN controller chip of China surely belongs to the SJA1000 of Philips company.Although it has low cost, high reliability, support the characteristics such as telecommunication, it also has some shortcomings in application: address bus and data bus time-sharing multiplex often cause interface efficiency low; Receive and send the number of data buffer very little, cause data throughput low; Shielding device and filtrator underaction is set, can not meet the more requirement etc. of multi-shielding and filtercondition of needs simultaneously.(2) the performance history more complicated of USB interface device, the developer need to know the knowledge such as usb protocol, USB device Driver Development, host application program exploitation.
The utility model content
The problem that the utility model exists for prior art: a kind of adapter circuit is provided, by processor, bridgt circuit is connected with the CAN change-over circuit, usb data and CAN bus transfer data are changed, solve the complicacy of usb data and CAN data transmission, circuit structure is simple, Cost reduction, high reliability, support telecommunication, data transmit-receive efficiency is high.
The technical solution adopted in the utility model is as follows:
A kind of adapter circuit comprises that bridgt circuit, processor U1, CAN built-up circuit, described bridgt circuit one port are connected with CAN controller one port by processor.
Described CAN built-up circuit comprises CAN control circuit, CAN bus transmission circuit, described CAN bus transmission circuit is connected with processor by the CAN control circuit, described CAN control circuit is connected by spi bus with processor, and described CAN control circuit is connected by the CAN bus with the CAN transmission circuit.
Described CAN control circuit comprises CAN control chip U2, the first resistance R 1, CAN control chip U2 is connected by spi bus with processor U1, the RXCAN port of described CAN control chip U2, the TXCAN port of CAN control chip U2 is connected respectively CAN bus transmission circuit, the SI port of CAN control chip U2, the SO port of CAN control chip U2, the SCK port of CAN control chip U2 is connected respectively the SIMO port of processor U1, the SOMI port of processor U1, the UCLK port of processor U1, described the first resistance R 1 is the pull-up resistor of CAN control chip TXCAN port.
Described CAN bus transmission circuit comprises CAN transceiver U3, the second resistance R 2, the 3rd resistance R 3, the D port of the R port of described CAN transceiver U3, CAN transceiver U3 is connected respectively the RXCAN port of CAN control chip U2, the TXCAN port of CAN control chip U2, the RS port of described CAN transceiver U3 passes through the second resistance R 2 ground connection, the 3rd resistance R 3 in parallel between the CANL port of the CANH of described CAN transceiver U3, CAN transceiver U3.
Described the second resistance R 2 Standard resistance range 10K Ω~100K Ω.
Described bridgt circuit is connected with processor UART communication.Described bridgt circuit comprises bridging chip U4, decoupling capacitor C, the RXD port of described bridging chip U4, the TXD port of bridging chip U4 is connected respectively the UTXD port of processor U1, the URXD port of processor U1, the Vbus port of bridging chip U4, the REGIN port of bridging chip U4 is connected with the Vbus port of external USB end, the Vbus port of described external USB end and the Vbus port of bridging chip U4, the Vbus port of external USB end is by decoupling capacitor C ground connection, the D+ port of described bridging chip U4, bridging chip D-port is connected respectively the D+ port of external USB end, the D-port of external USB end.
Described bridgt circuit also comprises the 4th resistance R 4, the 5th resistance R 5, described the 4th resistance R 4 is pull-up resistors, described the 5th resistance R 5 is pull down resistors, and bridgt circuit RST port connects power end by pull-up resistor, and bridgt circuit SUSPEND port is by pull down resistor ground connection.
Figure 191998DEST_PATH_IMAGE001
In sum, owing to having adopted technique scheme, the beneficial effects of the utility model are:
1) by processor, bridgt circuit is connected with the CAN change-over circuit, circuit structure is simple, Cost reduction, and high reliability, support telecommunication, data transmit-receive efficiency is high.
2) adopt USB interface, easy to connect, support hot plug.
3) support CAN bus specification V2.0 version fully.
4) this adapter is by the power supply of external USB end, without external power source.
The accompanying drawing explanation
The utility model will illustrate by example and with reference to the mode of accompanying drawing, wherein:
Fig. 1 is the utility model theory diagram .
U1-processor U2-CAN control chip U3-CAN transceiver in figure
U4-bridging chip R1-first resistance R 2-the second resistance
R3-the 3rd resistance R 4-the 4th resistance R 5-the 5th resistance
The C-decoupling capacitor.
Embodiment
In order to make the purpose of this utility model, technical scheme and advantage clearer, below in conjunction with drawings and Examples, the utility model is further elaborated.Should be appreciated that specific embodiment described herein is only in order to explain the utility model, and be not used in restriction the utility model.
Illustrate:
1, external USB end: can carry out with the bridgt circuit of this circuit the external USB port of USB serial communication.
2, processor U1 introduces:
Processor U1 carries out serial communication by UART and the virtual com port of computing machine USB mouth, controls CAN control chip U2 by the SPI interface simultaneously and realizes the information interaction with the CAN network.
Processor U1 mails to data by the UTXD port communication port of external USB end after the data message received from the CAN bus is carried out to protocol analysis and is organized into certain data layout.
The URXD port of processor U1 is responsible for the communication port receiving data information from the external USB end, after by processor, information being encapsulated, organizes, controls the information interaction of CAN control chip U2 realization and CAN network by the SPI interface.
The serial time clock line that the UCLK port of processor U1 is U1.Being the input of U2, is main side input/from the sending and receiving of square output data line SOMI data, provide synchronizing clock signals.
The SIMO port of processor U1 is main side output/from square input data line.
The SOMI port of processor U1 is main side input/from square output data line.
3, CAN control chip U2 introduces:
The SI port of CAN control chip U2 is responsible for the external USB end data of sending receiving processor side.
The SO port of CAN control chip U2 is responsible for the CAN bus data received is sent to processor.
The SCK port of CAN control chip U2 is processor side's data receiver of offering CAN control chip U2/transmission synchronizing clock signals.
CAN control chip U2 can be used MCP2515.
4, CAN transceiver U3 introduces:
The use of CAN transceiver U3 is in order to strengthen CAN bus data transmitting-receiving driving force.
The D port of CAN transceiver U3 connects the TXCAN port of CAN control chip U2, is responsible for the data of external USB end are sent on CAN transceiver U3.
The R port of CAN transceiver U3 connects the RXCAN port of CAN control chip U2, is responsible for the data of CAN transceiver U3 are sent to the external USB end.
The CANH port of CAN transceiver U3 directly is connected with the CANH port of CAN bus.
The CANL port of CAN transceiver U3 directly is connected with the CANL port of CAN bus.
CAN transceiver U3 can be used SN65HVD230.
Wherein, consider the problems such as system cost, while using unshielded cable, transceiver must meet the conditions such as electromagnetic compatibility.In order to reduce the electromagnetic interference (EMI) caused because of the level fast rise, introduced the slope control mode in SN65HVD230.This control mode can realize by series connection slope resistance device (10K) ground connection be connected on the Rs pin.Therefore, the second resistance R 2 Standard resistance range 10K Ω are to 100K Ω, and preferred resistance 10K Ω, make CAN transceiver U3 work in the slope pattern.
5, bridging chip U4 introduces:
The Vbus port of bridging chip U4 directly is connected with the Vbus port of external USB end, by the external USB interface end, provides power supply.
The power supply input pin that the REGIN port of bridging chip U4 is U4.
The D+ port that the D+ port of bridging chip U4 is usb bus.
The D-port that the D-port of bridging chip U4 is usb bus.
The TXD port of bridging chip U4 is that after U4 receives the usb bus data, the data that are processed into Transistor-Transistor Logic level are given processor U1.
The RXD port of bridging chip U4 is that after U1 receives the CAN bus data, the data that are processed into Transistor-Transistor Logic level are given bridging chip U4.
The reseting port that the RST of bridging chip U4 is the U4 device.
The SUSPEND pin of bridging chip U4 is controlled U4 and is entered " USB hang-up " state.
Bridging chip U4 can be used CP2102.
Principle of work:
1) the bridging chip U4 in bridgt circuit, the 4th resistance R 4, the 5th resistance R 5 and decoupling capacitor carry out mutual conversion by usb data and UART data;
2) the CAN control chip U2 in the CAN change-over circuit, CAN transceiver U3, the first resistance R 1, the second resistance R 2 and the 3rd resistance R 3 are changed SPI serial data and CAN bus data mutually;
3) realize the mutual conversion of usb data and CAN bus data by processing connecting bridge connection circuit, CAN change-over circuit respectively.
Embodiment mono-: a kind of adapter circuit comprises bridgt circuit, processor U1, CAN built-up circuit, power circuit, described bridgt circuit one port is connected with CAN controller one port by processor, and described power circuit is given respectively bridgt circuit, processor, the power supply of CAN built-up circuit.
Embodiment bis-: on embodiment mono-basis, the CAN built-up circuit comprises CAN control circuit, CAN bus transmission circuit, CAN bus transmission circuit is connected with processor by the CAN control circuit, described CAN control circuit is connected by spi bus with processor, and described CAN control circuit is connected by the CAN bus with the CAN transmission circuit.
Embodiment tri-: on embodiment mono-or two bases, the CAN control circuit comprises CAN control chip U2, the first resistance R 1, CAN control chip U2 is connected by spi bus with processor U1, the RXCAN port of described CAN control chip U2, the TXCAN port of CAN control chip U2 is connected respectively CAN bus transmission circuit, the SI port of CAN control chip U2, the SO port of CAN control chip U2, the SCK port of CAN control chip U2 is connected respectively the SIMO port of processor U1, the SOMI port of processor U1, the UCLK port of processor U1, the pull-up resistor that described the first resistance R 1 is CAN control chip TXCAN port (CAN control chip TXCAN port connects power supply by the first resistance R 1).
Further, the CAN control chip is other devices such as MCP2515 or MCP2510.
Embodiment tetra-: on embodiment mono-, two or three bases, CAN bus transmission circuit comprises CAN transceiver U3, the second resistance R 2, the 3rd resistance R 3, the D port of the R port of described CAN transceiver U3, CAN transceiver U3 is connected respectively the RXCAN port of CAN control chip U2, the TXCAN port of CAN control chip U2, the RS port of described CAN transceiver U3 passes through the second resistance R 2 ground connection, the 3rd resistance R 3 in parallel between the CANL port of the CANH of described CAN transceiver U3, CAN transceiver U3.
Further, the CAN transceiving chip is SN65HVD230 or other devices such as PCA82C250, MCP2551.
Further, the second resistance R 2 Standard resistance range 10K Ω are to 100K Ω, preferred resistance 10K Ω.
Embodiment five: as shown in Figure 1, on embodiment mono-, two, three or four bases, bridgt circuit is connected with processor UART communication.Bridgt circuit comprises bridging chip U4, decoupling capacitor C, the RXD port of described bridging chip U4, the TXD port of bridging chip U4 is connected respectively the UTXD port of processor U1, the URXD port of processor U1, the Vbus port of bridging chip U4, the REGIN port of bridging chip U4 is connected with the Vbus port of external USB end, the Vbus port of described external USB end and the Vbus port of bridging chip U4, the Vbus port of external USB end is by decoupling capacitor C ground connection, the D+ port of described bridging chip U4, bridging chip D-port is connected respectively the D+ port of external USB end, the D-port of external USB end.
Embodiment six: on embodiment mono-, two, three, four or five bases, bridgt circuit also comprises the 4th resistance R 4, the 5th resistance R 5, described the 4th resistance R 4 is pull-up resistors, described the 5th resistance R 5 is pull down resistors, bridgt circuit RST port connects power end by pull-up resistor, and bridgt circuit SUSPEND port is by pull down resistor ground connection.
Disclosed all features in this instructions, except mutually exclusive feature, all can combine by any way.
Disclosed arbitrary feature in this instructions (comprising any accessory claim, summary and accompanying drawing), unless special narration all can be replaced by other equivalences or the alternative features with similar purpose.That is,, unless special narration, each feature is an example in a series of equivalences or similar characteristics.

Claims (7)

1. an adapter circuit, is characterized in that comprising that bridgt circuit, processor, CAN built-up circuit, described bridgt circuit one port are connected with CAN controller one port by processor.
2. a kind of adapter circuit according to claim 1, it is characterized in that described CAN built-up circuit comprises CAN control circuit, CAN bus transmission circuit, described CAN bus transmission circuit is connected with processor by the CAN control circuit, described CAN control circuit is connected by spi bus with processor, and described CAN control circuit is connected by the CAN bus with the CAN transmission circuit.
3. a kind of adapter circuit according to claim 2, it is characterized in that described CAN control circuit comprises the CAN control chip, the first resistance, the CAN control chip is connected by spi bus with processor, the RXCAN port of described CAN control chip, the TXCAN port of CAN control chip is connected respectively CAN bus transmission circuit and connects, the SI port of CAN control chip, the SO port of CAN control chip, the SCK port of CAN control chip is connected respectively the SIMO port of processor, the SOMI port of processor, the UCLK port of processor, described the first resistance is the pull-up resistor of CAN control chip TXCAN port.
4. a kind of adapter circuit according to claim 3, it is characterized in that described CAN bus transmission circuit comprises CAN transceiver, the second resistance, the 3rd resistance, the R port of described CAN transceiver, the D port of CAN transceiver are connected respectively the RXCAN port of CAN control chip, the TXCAN port of CAN control chip, the RS port of described CAN transceiver passes through the second resistance eutral grounding, the 3rd resistance in parallel between the CANL port of the CANH of described CAN transceiver, CAN transceiver.
5. a kind of adapter circuit according to claim 4, is characterized in that described the second resistance R 2 Standard resistance range 10K Ω are to 100K Ω.
6. according to the described a kind of adapter circuit of one of claim 1 to 5, it is characterized in that described bridgt circuit is connected with processor UART communication, described bridgt circuit comprises bridging chip, decoupling capacitor, the RXD port of described bridging chip, the TXD port of bridging chip is connected respectively the UTXD port of processor, the URXD port of processor, the Vbus port of bridging chip, the REGIN port of bridging chip is connected with the Vbus port of external USB end, the Vbus port of described external USB end and the Vbus port of bridging chip, the Vbus port of external USB end is by decoupling capacitor C ground connection, the D+ port of described bridging chip, bridging chip D-port is connected respectively the D+ port of external USB end, the D-port of external USB end.
7. a kind of adapter circuit according to claim 6, it is characterized in that described bridgt circuit also comprises the 4th resistance, the 5th resistance R 5, described the 4th resistance R 4 is pull-up resistors, described the 5th resistance R 5 is pull down resistors, bridgt circuit RST port connects power end by pull-up resistor, and bridgt circuit SUSPEND port is by pull down resistor ground connection.
CN 201220327632 2012-07-09 2012-07-09 Adapter circuit Expired - Fee Related CN202694039U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201220327632 CN202694039U (en) 2012-07-09 2012-07-09 Adapter circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201220327632 CN202694039U (en) 2012-07-09 2012-07-09 Adapter circuit

Publications (1)

Publication Number Publication Date
CN202694039U true CN202694039U (en) 2013-01-23

Family

ID=47549627

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201220327632 Expired - Fee Related CN202694039U (en) 2012-07-09 2012-07-09 Adapter circuit

Country Status (1)

Country Link
CN (1) CN202694039U (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105095140A (en) * 2014-05-15 2015-11-25 青岛鼎信通讯股份有限公司 USB-TC200 bus converter
CN106802587A (en) * 2015-11-26 2017-06-06 河北优控新能源科技有限公司 A kind of inexpensive USB-CAN converters for new energy vehicle controller
CN106980584A (en) * 2017-02-15 2017-07-25 江苏大学 A kind of USB turns the miniature integrated converter of CAN
WO2020103097A1 (en) * 2018-11-22 2020-05-28 北京比特大陆科技有限公司 Data processing device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105095140A (en) * 2014-05-15 2015-11-25 青岛鼎信通讯股份有限公司 USB-TC200 bus converter
CN106802587A (en) * 2015-11-26 2017-06-06 河北优控新能源科技有限公司 A kind of inexpensive USB-CAN converters for new energy vehicle controller
CN106980584A (en) * 2017-02-15 2017-07-25 江苏大学 A kind of USB turns the miniature integrated converter of CAN
WO2020103097A1 (en) * 2018-11-22 2020-05-28 北京比特大陆科技有限公司 Data processing device

Similar Documents

Publication Publication Date Title
EP2912831B1 (en) Ethernet over usb interfaces with full-duplex differential pairs
US20060106962A1 (en) USB On-The-Go implementation
US20120290761A1 (en) USB Converter and Related Method
US10261930B2 (en) System, device and method for transmitting signals between different communication interfaces
CN108111382B (en) Communication device based on I3C bus and communication method thereof
CN101981553A (en) Asymmetrical universal serial bus communications
CN101087235A (en) A FPGA-based multi-functional communication interface conversion device and method
US20090063717A1 (en) Rate Adaptation for Support of Full-Speed USB Transactions Over a High-Speed USB Interface
WO2014171937A1 (en) Device, method and system for operation of a low power phy with a pcie protocol stack
CN202694039U (en) Adapter circuit
CN101795262A (en) IEEE-1394b bus and CAN bus protocol converter based on microprocessor
CN200944235Y (en) Interface device of digital signal processor synchronous serial port and asynchronous serially equipment
CN201638205U (en) Data transmission circuit of USB interface and RS-232 interface
CN202424755U (en) Vehicle-mounted data communication device
CN212647461U (en) Synchronous or asynchronous serial communication control circuit based on PCI bus
CN100462952C (en) Interface configurable universal series bus controller
CN209860929U (en) Communication bus structure
CN102855210B (en) Method for realizing intercommunication and data sharing between two single-chip microcomputers
CN207833500U (en) A kind of 40G rate network interface cards for supporting non-standard interface
CN102103554A (en) Wireless sensor network-based printer interface device
CN201004223Y (en) Interface host bridging device based on serial high-rank connection technology
CN201533334U (en) Mobile terminal
CN207976877U (en) Data transmission system
CN218647020U (en) Test circuit, electronic equipment and test system
CN103630987B (en) CFP optical module

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130123

Termination date: 20180709

CF01 Termination of patent right due to non-payment of annual fee