CN202663383U - S-band coherence multi-frequency signal source - Google Patents

S-band coherence multi-frequency signal source Download PDF

Info

Publication number
CN202663383U
CN202663383U CN201220296740.0U CN201220296740U CN202663383U CN 202663383 U CN202663383 U CN 202663383U CN 201220296740 U CN201220296740 U CN 201220296740U CN 202663383 U CN202663383 U CN 202663383U
Authority
CN
China
Prior art keywords
clock
chip
clock distribution
model
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201220296740.0U
Other languages
Chinese (zh)
Inventor
陈泽宗
陈曦
李雨钟
赵晨
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan University WHU
Original Assignee
Wuhan University WHU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan University WHU filed Critical Wuhan University WHU
Priority to CN201220296740.0U priority Critical patent/CN202663383U/en
Application granted granted Critical
Publication of CN202663383U publication Critical patent/CN202663383U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

本实用新型提供一种S波段相干多频信号源,包括晶体振荡器、时钟分配电路、直接数字频率合成器、锁相环;时钟分配电路包括单端时钟分配芯片、单端输入转差分输出时钟缓冲芯片、差分时钟分配电芯片、时钟分频器;晶体振荡器与单端时钟分配芯片连接;单端时钟分配芯片分别与时钟分频器和单端输入转差分输出时钟缓冲芯片连接;差分时钟分配芯片、单端输入转差分输出时钟缓冲芯片分别与直接数字频率合成器相连;时钟分频器与锁相环相连。本实用新型采用全数字控制的方式,方便灵活,稳定精确;其采用复合式时钟分配电路,电路抗干扰能力强;采用屏蔽罩进行信号间的隔离,信号纯净。

The utility model provides an S-band coherent multi-frequency signal source, including a crystal oscillator, a clock distribution circuit, a direct digital frequency synthesizer, and a phase-locked loop; the clock distribution circuit includes a single-end clock distribution chip, and a single-end input-to-differential output clock Buffer chip, differential clock distribution circuit chip, clock divider; the crystal oscillator is connected to the single-end clock distribution chip; the single-end clock distribution chip is respectively connected to the clock frequency divider and the single-end input to differential output clock buffer chip; The clock distribution chip and the single-end input to differential output clock buffer chip are respectively connected with the direct digital frequency synthesizer; the clock frequency divider is connected with the phase-locked loop. The utility model adopts an all-digital control mode, which is convenient, flexible, stable and accurate; it adopts a compound clock distribution circuit, and the circuit has strong anti-interference ability; it adopts a shielding cover to isolate signals, and the signals are pure.

Description

A kind of S-band multiple-frequency signal source of being concerned with
Technical field
The utility model relates to the relevant multiple-frequency signal source of a kind of S-band.
Background technology
At present, the main method that produces signal source has direct oscillator, frequency-doubling method, based on frequency synthesizer method, Direct Digital Frequency Synthesizers and the Direct Digital Frequency Synthesizers of phase-locked loop and the method for phase-locked loop combination; Wherein direct oscillator adopts magnetron, directly produces needed frequency signal, and the signal frequency stability that the method produces is low, and the coherence is poor, is difficult to adjust frequency of oscillation; Frequency-doubling method is the signal that produces first lower frequency with the high-precision crystal oscillator, passes through afterwards the several times frequency multiplication on required frequency range, and the method is simple, and stability is high, but output frequency can only be the integral multiple of crystal oscillation frequency; Can produce the signal of required frequency based on the frequency synthesizer method of phase-locked loop, its shortcoming is that phase noise is larger, has reduced the coherence of system; Direct Digital Frequency Synthesizers can produce the less signal of phase noise, exports spuious letter few, little and control flexibly, its shortcoming is the restriction that the highest frequency of output signal is subject to clock signal frequency, can't directly produce at present the signal of S-band; The basic principle of the method for Direct Digital Frequency Synthesizers and phase-locked loop combination is, produce first the signal of certain frequency with Direct Digital Frequency Synthesizers, generate again the signal of higher frequency by phase-locked loop, the method can produce the signal of assigned frequency, its shortcoming is that phase noise is larger, device is more, complex circuit.
The utility model content
For the problem that background technology exists, the utility model provides a kind of S-band multiple-frequency signal source of being concerned with.
For solving the problems of the technologies described above, the utility model adopts following technical scheme.
A kind of S-band multiple-frequency signal source of being concerned with comprises crystal oscillator, clock distribution circuit, Direct Digital Frequency Synthesizers, phase-locked loop; Clock distribution circuit comprises that single-ended clock distribution chip, single-ended input slip divide output clock buffer chip, differential clocks to divide distribution chip, Clock dividers; Crystal oscillator is connected with single-ended clock distribution chip; Single-ended clock distribution chip respectively with Clock dividers be connected the input slip and divide the output clock buffer chip to be connected; Differential clocks divides distribution chip, single-ended input slip to divide the output clock buffer chip to link to each other with Direct Digital Frequency Synthesizers respectively; Clock dividers links to each other with phase-locked loop.
Described Direct Digital Frequency Synthesizers, phase-locked loop are respectively arranged with independently radome.
Described Direct Digital Frequency Synthesizers model is AD9910, the phase-locked loop model is PLL400, the crystal oscillator model is SDH4005C-2, single-ended clock distribution chip model is ICS524, it is NB6L11 that single-ended input slip divides output clock buffer chip model, it is NB6N11 that differential clocks distributes the chip model, and the Clock dividers model is ICS558.
Comprise two Direct Digital Frequency Synthesizers and two phase-locked loops.
During use, Direct Digital Frequency Synthesizers and phase-locked loop all are connected with the host computer interface, by the parameter of PC control signal source, and Direct Digital Frequency Synthesizers and phase-locked loop all adopt Surface Acoustic Wave Filter to carry out filtering, adopts the SMA radio frequency (RF) coaxial connector to carry out output signal.
Compared with prior art, the utlity model has following advantage and beneficial effect:
1, the utility model adopts the mode of digital control, and the parameter of signal source can be changed by the host computer remote control, can produce simultaneously 4 road signals, and is convenient, flexible, accurately stable.
2, the utility model adopts the combined type clock distribution circuit, strengthens signal quality and the antijamming capability of clock signal, guarantees the coherence of signal source emission FM signal, local oscillator FM signal, local oscillator frequency-fixed signal.
3, the utility model employing Surface Acoustic Wave Filter and radome carry out the isolation between each signal, make signal pure, and Spurious Free Dynamic Range is up to 80dBc.
Description of drawings
Fig. 1 is simple structure schematic diagram of the present utility model.
Embodiment
The utility model is described in further detail below in conjunction with embodiment shown in the drawings.
As shown in drawings, the utility model comprises crystal oscillator, clock distribution circuit, Direct Digital Frequency Synthesizers, phase-locked loop; Clock distribution circuit comprises that single-ended clock distribution chip, single-ended input slip divide output clock buffer chip, differential clocks to divide distribution chip, Clock dividers; Crystal oscillator is connected with single-ended clock distribution chip; The output of single-ended clock distribution chip respectively with Clock dividers be connected the input slip and divide the input of output clock buffer chip to be connected; Differential clocks divides the output of distribution chip to divide the output of output clock buffer chip to link to each other with Direct Digital Frequency Synthesizers respectively with single-ended input slip; The output of Clock dividers links to each other with phase-locked loop.
Direct Digital Frequency Synthesizers and phase-locked loop are respectively arranged with independently radome; Comprise two Direct Digital Frequency Synthesizers and two phase-locked loops in the present embodiment; The Direct Digital Frequency Synthesizers model is AD9910, the phase-locked loop model is PLL400, the crystal oscillator model is SDH4005C-2, single-ended clock distribution chip model is ICS524, it is NB6L11 that single-ended input slip divides output clock buffer chip model, it is NB6N11 that differential clocks distributes the chip model, and the Clock dividers model is ICS558; Direct Digital Frequency Synthesizers and phase-locked loop all are connected with the host computer interface, parameter by the PC control signal source, and Direct Digital Frequency Synthesizers and phase-locked loop all adopt Surface Acoustic Wave Filter to carry out filtering, adopt the SMA radio frequency (RF) coaxial connector to carry out output signal.
The clock of crystal oscillator output produces the synchronous clock signal of two-way through single-ended clock distribution chip and inputs to respectively single-ended input slip and divide output clock buffer chip and Clock dividers in the present embodiment, single-ended input slip divides the output clock buffer chip that input signal is changed into the two-way differential clock signal to access respectively two Direct Digital Frequency Synthesizers, for it provides work clock; Clock dividers changes into the synchronous sub-frequency clock signal of two-way with input signal and accesses respectively two phase-locked loops, for it provides work clock; Therefore, the work clock of two Direct Digital Frequency Synthesizers and two phase-locked loops remains the Phase synchronization relation.
In the present embodiment, the synchronous output pin access differential of the multi-disc of Direct Digital Frequency Synthesizers clock distribution chip, divide distribution chip to produce the synchronous differential clock signal of two-way by differential clocks and access respectively two Direct Digital Frequency Synthesizers, by above-mentioned connection, can open the multi-disc synchronizing function of Direct Digital Frequency Synthesizers, realize synchronous working between the sheet of two Direct Digital frequency frequency synthesizers, make synchronization accuracy reach picosecond.

Claims (4)

1.一种S波段相干多频信号源,其特征在于:包括晶体振荡器、时钟分配电路、 1. A kind of coherent multi-frequency signal source of S band, is characterized in that: comprise crystal oscillator, clock distribution circuit, 直接数字频率合成器、锁相环;时钟分配电路包括单端时钟分配芯片、单端输入转差分输出时钟缓冲芯片、差分时钟分配芯片、时钟分频器; Direct digital frequency synthesizer, phase-locked loop; clock distribution circuit includes single-ended clock distribution chip, single-ended input to differential output clock buffer chip, differential clock distribution chip, clock divider; 晶体振荡器与单端时钟分配芯片连接;单端时钟分配芯片分别与时钟分频器 The crystal oscillator is connected with the single-ended clock distribution chip; the single-ended clock distribution chip is respectively connected with the clock frequency divider 和单端输入转差分输出时钟缓冲芯片连接;差分时钟分配芯片、单端输入转差分输出时钟缓冲芯片分别与直接数字频率合成器相连;时钟分频器与锁相环相连。 It is connected with the single-end input to differential output clock buffer chip; the differential clock distribution chip and the single-end input to differential output clock buffer chip are respectively connected with the direct digital frequency synthesizer; the clock frequency divider is connected with the phase-locked loop. 2.根据权利要求1所述的一种S波段相干多频信号源,其特征在于:所述的直接数字频率合成器、锁相环分别设置有独立的屏蔽罩。 2. A kind of S-band coherent multi-frequency signal source according to claim 1, characterized in that: said direct digital frequency synthesizer and phase-locked loop are respectively provided with independent shielding covers. 3.根据权利要求1所述的一种S波段相干多频信号源,其特征在于:所述的直接数字频率合成器型号为AD9910,锁相环型号为PLL400,晶体振荡器型号为SDH4005C-2,单端时钟分配芯片型号为ICS524,单端输入转差分输出时钟缓冲芯片型号为NB6L11,差分时钟分配芯片型号为NB6N11,时钟分频器型号为ICS558。 3. A kind of S-band coherent multi-frequency signal source according to claim 1, characterized in that: the model of the direct digital frequency synthesizer is AD9910, the model of the phase-locked loop is PLL400, and the model of the crystal oscillator is SDH4005C-2 , The single-ended clock distribution chip model is ICS524, the single-ended input to differential output clock buffer chip model is NB6L11, the differential clock distribution chip model is NB6N11, and the clock divider model is ICS558. 4.根据权利要求1所述的一种S波段相干多频信号源,其特征在于:包括两个直接数字频率合成器和两个锁相环。 4. A kind of S-band coherent multi-frequency signal source according to claim 1, characterized in that: it comprises two direct digital frequency synthesizers and two phase-locked loops.
CN201220296740.0U 2012-06-25 2012-06-25 S-band coherence multi-frequency signal source Expired - Fee Related CN202663383U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201220296740.0U CN202663383U (en) 2012-06-25 2012-06-25 S-band coherence multi-frequency signal source

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201220296740.0U CN202663383U (en) 2012-06-25 2012-06-25 S-band coherence multi-frequency signal source

Publications (1)

Publication Number Publication Date
CN202663383U true CN202663383U (en) 2013-01-09

Family

ID=47458257

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201220296740.0U Expired - Fee Related CN202663383U (en) 2012-06-25 2012-06-25 S-band coherence multi-frequency signal source

Country Status (1)

Country Link
CN (1) CN202663383U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109407057A (en) * 2018-11-29 2019-03-01 武汉大学 A kind of signal source of S-band wave observation radar
CN111030686A (en) * 2019-12-23 2020-04-17 北京无线电计量测试研究所 Low-phase-noise intermediate-frequency oscillation signal generating circuit and method
CN115250215A (en) * 2022-06-23 2022-10-28 北京燕山电子设备厂 Multi-interface time baseband chip

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109407057A (en) * 2018-11-29 2019-03-01 武汉大学 A kind of signal source of S-band wave observation radar
CN109407057B (en) * 2018-11-29 2023-08-29 武汉大学 Signal source of S-band wave-measuring radar
CN111030686A (en) * 2019-12-23 2020-04-17 北京无线电计量测试研究所 Low-phase-noise intermediate-frequency oscillation signal generating circuit and method
CN111030686B (en) * 2019-12-23 2022-05-03 北京无线电计量测试研究所 Low-phase-noise intermediate-frequency oscillation signal generating circuit and method
CN115250215A (en) * 2022-06-23 2022-10-28 北京燕山电子设备厂 Multi-interface time baseband chip
CN115250215B (en) * 2022-06-23 2024-03-26 北京燕山电子设备厂 Multi-interface time baseband chip

Similar Documents

Publication Publication Date Title
CN102332914B (en) C-waveband frequency comprehensive generator with low phase noise
CN204180052U (en) The phase-locked frequency hopping synthesizer of a kind of X-band shift frequency
CN102769462A (en) Direct digital frequency phase-locked frequency multiplier circuit
CN103762979B (en) Broadband frequency source for LTE channel simulator
CN203708219U (en) 3.4G digital phase-locking frequency multiplier for CPT clock
CN103633997B (en) TD-LTE-Advanced comprehensive test instrument synthesizes local oscillation device
CN201947248U (en) S wave band agile frequency synthesizer
CN101136631B (en) Frequency synthesizer and frequency synthesis method
CN202663383U (en) S-band coherence multi-frequency signal source
CN202231696U (en) Low stray frequency agility frequency synthesizer
CN104467835A (en) Frequency-agile and low-phase-noise frequency source
CN204633753U (en) Based on HMC835 broadband low phase noise low spurious frequency hopping source
CN107247252A (en) Produce the device of multichannel coherent analog signal
CN108055035A (en) A kind of wideband frequency expanding unit of optical-electronic oscillator
CN207039620U (en) A kind of more local oscillator low-converters synchronous based on GPS or Big Dipper signal clock
CN211830747U (en) Link structure of ultralow phase noise and low stray stepping frequency source
CN201571017U (en) Dislocation locking prevention mixing circuit of mixing phase-locked loop
CN107147395A (en) A Quadrature Modulator Output DAC Synchronization Circuit Based on Double-loop Frequency Synthesis
CN203942514U (en) Synthetic local oscillation device in TD-LTE-Advanced comprehensive test instrument
CN204376873U (en) For wireless frequency synthesizer
CN211127780U (en) Ultra-wideband Ku waveband fractional-N phase-locked frequency hopping source
CN202679345U (en) Ku-band ultra-low phase noise frequency source component
CN201113979Y (en) High-frequency high-precision phase-locked constant temperature crystal oscillator
CN107222207A (en) A kind of 1Hz 1GHz clock generation circuits and method
CN203590201U (en) Broadband frequency-agility frequency synthesizer assembly

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130109

Termination date: 20190625

CF01 Termination of patent right due to non-payment of annual fee