CN202204935U - Digital strong-motion seismograph and multi-path data collection interface of the same - Google Patents
Digital strong-motion seismograph and multi-path data collection interface of the same Download PDFInfo
- Publication number
- CN202204935U CN202204935U CN2011202748023U CN201120274802U CN202204935U CN 202204935 U CN202204935 U CN 202204935U CN 2011202748023 U CN2011202748023 U CN 2011202748023U CN 201120274802 U CN201120274802 U CN 201120274802U CN 202204935 U CN202204935 U CN 202204935U
- Authority
- CN
- China
- Prior art keywords
- latch
- data acquisition
- shift register
- analog
- microcontroller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The utility model discloses a digital strong-motion seismograph and a multi-path data collection interface of the same. The multi-path data collection interface comprises a data collection and control unit, a data conversion unit and a synchronization serial unit. The data collection and control unit is used for receiving instructions from a microcontroller for work mode setting of an analog-to-digital converter, for resetting of the analog-to-digital converter, or for synchronization of the analog-to-digital converter. The data conversion unit is used for converting and locking parallel data output by the analog-to-digital converter based on the state of the analog-to-digital converter. The synchronization serial unit is used for converting the parallel data into serial data which are then output to the microcontroller. A complex programmable logic device (CPLD) is adopted for realization of multi-path data collection for the digital strong-motion seismograph, thereby avoiding too many occupied general input\output interfaces provided additionally by the microcontroller, solving problems that the processing efficiency of the microcontroller is reduced, difficulty in design and realization is increased, etc.
Description
Technical field
The utility model relates to the seismic signal detection range, relates in particular to a kind of type digital strong motion seismograph and multi-channel data acquisition interface thereof.
Background technology
The multichannel analog to digital conversion of type digital strong motion seismograph to the interface of microcontroller, the general I/O port that adopts microcontroller to carry more at present.The data transmission of each road analog to digital converter and control pin all will take the general I/O port of a microcontroller separately, only are applicable to the less situation of port number when analog to digital converter, for example this mode of the many employings of the type digital strong motion seismograph of 3 passages.When the analog to digital converter port number more for a long time; For example when the analog to digital conversion passage of type digital strong motion seismograph when 3 passages expand to 6 or 8 passages; Carry out the data transmission and the control interface of multichannel analog to digital converter with the general input/output interface that carries of microcontroller, mainly have following shortcoming and problem:
1) the general input/output interface that takies is more.The general input/output interface limited amount that carries of microcontroller, when port number more for a long time, microcontroller can not provide the input/output interface of sufficient amount;
2) reduced the treatment effeciency of microcontroller.The increase of number of channels mean microcontroller need spend more time accomplish the string of analog-digital conversion data-and the conversion and data moving from the general I/O port to the storage space; Reduce the treatment effeciency of microcontroller, also limited the high conversion rate of analog to digital converter.
3) design and realization difficulty have been increased.When the general input/output interface quantity that carries when microcontroller can satisfy design demand; Design complexities and the increase that realizes difficulty, design and the difficulty that realizes are embodied in the time synchronized between the passage, the driving of multiple signals and the placement-and-routing in the circuit design or the like.
At present most 16 or 32 s' microcontroller all has the synchronous serial bus interface, and synchronous serial bus commonly used is made up of 4 road signals, is respectively clock signal, frame synchronizing signal, data input signal and data output signal.Having between the equipment of synchronous serial bus interface can good by appointment rule, carries out bi-directional synchronization with identical speed and word length and communicates by letter.The synchronous serial bus interface can be worked with the MS master-slave mode, and the equipment of initiating synchronous serial communication is called as main equipment, and the equipment of accepting synchronous serial communication is called as slave unit.Usually main equipment provides required clock signal of synchronous serial communication and frame synchronizing signal, and slave unit receive clock signal and frame synchronizing signal are to guarantee carrying out synchronous communication with main equipment.Therefore can utilize the microcontroller serial bus interface to solve the problem of when the analog to digital conversion passage of type digital strong motion seismograph increases, bringing.
The utility model content
To the problems referred to above that exist in the prior art, the utility model provides a kind of type digital strong motion seismograph and multi-channel data acquisition interface thereof.
The utility model provides a kind of multi-channel data acquisition interface of type digital strong motion seismograph, comprises data acquisition and control module, Date Conversion Unit and synchronous serial unit;
Data acquisition is provided with port, reseting port and synchronous port with the control module and the mode of operation of analog to digital converter and is connected; Data acquisition also is connected with the serial data output port of microcontroller with control module;
Date Conversion Unit is connected with the state exchange signal output port with the data-out port of analog to digital converter;
The synchronous serial unit is connected with Date Conversion Unit; The synchronous serial unit also is connected with the serial data input port of microcontroller.
In one example, the reference clock signal of multi-channel data acquisition interface is provided by crystal oscillator or microcontroller.
In one example, the change over clock signal of analog to digital converter is obtained through the first frequency divider frequency division by reference clock signal.
In one example, Date Conversion Unit comprises first shift register to the N shift register and first latch to the N latch; The clock signal of first shift register to the N shift register is identical with the change over clock signal of analog to digital converter, and N is a natural number;
First shift register to the N shift register is connected with the N road output port of analog to digital converter respectively; First latch to the N latch is connected with first shift register to the N shift register accordingly, and first shift register to the N shift register and first latch to the N latch also are connected with the state exchange signal output port of analog to digital converter respectively.
In one example, the synchronous serial unit comprises N+1 latch, N+1 shift register and first counter;
The N+1 latch is connected with first latch to the N latch; The N+1 latch also is connected with the N+1 shift register;
The N+1 latch also is connected with the state exchange signal output port of analog to digital converter respectively with the N+1 shift register;
The clock signal of N+1 shift register is the clock signal that reference clock signal obtains through the second frequency divider frequency division;
The frame synchronizing signal of microcontroller is that reference clock signal is through the second frequency divider frequency division and the signal through obtaining after first rolling counters forward;
The synchronous serial clock of microcontroller is the signal that reference clock signal obtains through the second frequency divider frequency division.
In one example, data acquisition and control module comprise N+2 latch, N+3 latch, N+4 latch, N+2 shift register and second counter;
The N+2 shift register is connected with serial data output port, second counter, N+2 latch, N+3 latch and the N+4 latch of microcontroller respectively;
The input signal of second counter is identical with the synchronous serial clock of microcontroller;
Second counter also is connected with N+2 latch, N+3 latch and N+4 latch respectively.
In one example, N=8.
In one example, this multi-channel data acquisition interface is realized by the complex logic device.
The utility model provides a kind of type digital strong motion seismograph, comprises analog to digital converter, multi-channel data acquisition interface and microcontroller;
The multi-channel data acquisition interface is provided with port, reseting port and synchronous port with data-out port, state exchange signal output port, state exchange clock port, the mode of operation of analog to digital converter respectively and is connected;
The multi-channel data acquisition interface also is connected with frame synchronization port, serial data input port, serial data output port and the synchronous serial clock port of microcontroller respectively.
In one example, the multi-channel data acquisition interface is the multi-channel data acquisition interface of described type digital strong motion seismograph.
The utility model utilizes CPLD (CPLD) to realize the type digital strong motion seismograph multi-channel data acquisition; Can avoid adopting microcontroller again with the general input/output interface that takies that general input/output interface faced more, reduce the treatment effeciency of microcontroller and increase design and realize the problem of aspects such as difficulty.Utilize the programmability of CPLD; Couple together No. 8 analog to digital converters are parallel; Read transformation result synchronously; Transformation result converts serial form output in a certain order to, and serial data cooperates suitable clock signal and frame synchronizing signal, can be connected with any microcontroller that has synchronous serial interface.And the data of synchronous serial interface input can directly be read into the storage space of microcontroller by the DMA pattern, do not take time by microcontroller.The method that the utility model provides only needs 4 signal wires just can accomplish being connected between CPLD and the microcontroller; Constitute the synchronous serial communication chain of MS master-slave mode; The pin resource that takies has seldom guaranteed the treatment effeciency of microcontroller, the difficulty that has reduced design to a certain extent and realized.
Description of drawings
Come the utility model is done further explain below in conjunction with accompanying drawing, wherein:
Fig. 1 is that the system that the utility model provides realizes block diagram;
Fig. 2 is that the function of the CPLD that provides of the utility model realizes block diagram;
Fig. 3 is the embodiment that the utility model provides.
Embodiment
CPLD is that a kind of cost is lower, the digital integrated circuit chip that function is stronger, and the connection of digital signal and the conversion of various interface protocols suit to carry out.In the multi-channel data acquisition circuit of type digital strong motion seismograph, use CPLD, can realize effectively that translation data is obtained synchronously, analog to digital converter control and with functions such as microcontroller is connected.Three parts of the multi-channel data acquisition interface of the type digital strong motion seismograph that the utility model provides are formed, and are data acquisition and control module, Date Conversion Unit and synchronous serial unit respectively, and are as shown in Figure 1.
Data acquisition and control module have been realized being connected and control of CPLD and No. 8 analog to digital converters.Analog to digital converter in the type digital strong motion seismograph adopts usually has the high precision of 24 precision, the analog to digital converter of great dynamic range.This type analog to digital converter needs external circuit that clock signal and control signal are provided.Clock signal is as the sequential benchmark of analog to digital conversion and digital filtering, control signal be used for selecting analog to digital converter working method, realize resetting and multichannel analog to digital converter synchronous working of analog to digital converter.Analog to digital converter sends translation data and the transition status signal is provided with serial mode.CPLD provides clock signal synchronous and control signal will for No. 8 analog to digital converters, receives serial data, utilizes the conversion of transition status signal driving data form.
Date Conversion Unit has realized that 8 the tunnel run simultaneously the data of input to the conversion of the form of synchronous serial data.Entering into the inner data of CPLD needs in a certain order and form, is converted into serial data, offers synchronous serial interface according to fixing sequential.
The synchronous serial unit has realized that serial data is by synchronous transmission and control command the transmission from microcontroller to CPLD of CPLD to microcontroller.
Explanation is elaborated according to accompanying drawing below.
1, system clock
" system clock " is total system work, keeps sequential relationship synchronization basic standard clock.Required " change over clock " of analog to digital converter carried out obtaining behind the frequency division to " system clock " by " frequency divider 1 ", and " the synchronous serial clock " of synchronous serial interface is by " frequency divider 2 " " system clock " to be carried out obtaining behind the frequency division.
2, data acquisition and control module
Analog to digital converter need set working method before starting working; Data are set under the driving of " synchronous serial clock ", send into " shift register 10 " through " synchronous serial input " end by microcontroller; Latch signal by " counter 2 " output is latching to " latch 10 " again, and the data of " latch 10 " export analog to digital converter to through " working method " port and set its working method.Set working method, also need reset to analog to digital converter, reset instruction is sent into through " synchronous serial input " end by microcontroller, is latching to " latch 11 ", through the output of " resetting " end.Also will carry out after completion resets synchronously, synchronic command is sent into through " synchronous serial input " end by microcontroller, is latching to " latch 12 ", through the output of " resetting " end.
3, Date Conversion Unit
Accomplish after the above-mentioned control; Analog to digital converter is under the driving of " change over clock "; Synchronous serial output translation data; Send into CPLD interior " shift register 1 " respectively to " shift register 8 " by " conversion input 1 " to " conversion input 8 " port, the bit wide of shift register is consistent with the bit wide of analog to digital converter output data here.The every completion of analog to digital converter is once changed; Send the pulsatile once signal to " transition status " end; " transition status " signal is latching to " latch 1 " to " latch 8 " respectively with the data in " shift register 1 " to " shift register 8 ", and the bit wide of latch is consistent with upper level shift register bit wide here.
4, synchronous serial unit
Data in " latch 1 " to " latch 8 " are latching to " latch 9 " corresponding position section under the driving of " transition status " signal, the bit wide of " latch 9 " equals " latch 1 " to " latch 8 " bit wide sum.Data in " latch 9 " are moved to " shift register 9 " under the driving of " transition status " signal, the bit wide of this register is identical with the bit wide of " latch 9 ".Data in " shift register 9 " are seen off by " synchronous serial output " end under the driving of " synchronous serial clock "." frame synchronization " is counted acquisition by " counter 1 " to " synchronous serial clock ", and count value is identical with the bit wide of " shift register 9 ", when reaching count value, produces pulse signal to " frame synchronization " and holds.
Fig. 3 is the type digital strong motion seismograph multi-channel data acquisition of the utility model realization and the synoptic diagram of interface, comprises analog to digital converter (model is ADS1281), CPLD (model is EMP1207), microcontroller (model is ADSP-BF533).The tranmitting data register pin " tsclk " of ADSP-BF533 synchronous serial interface is for the global clock pin " gclk " of EMP1207 provides " system clock " signal, and frequency is 4.096MHz." system clock " signal is assigned to the i/o pin in EMP1207, offer " sclk " of 8 road ADS1281 (only drawing 1 tunnel among Fig. 3), as the reference clock of its work." change over clock " is used for synchronous serial interface (translation data reads), is connected to " clk " pin, obtained by " system clock " frequency division, and frequency is 512KHz.ADS1281 sees transformation result off by " dout " pin under the driving of " clk "; Because transformation result is 32, the bit wide of " shift register 1 " to " shift register 8 " and " latch 1 " to " latch 8 " that EMP1207 is inner also should be 32.Every completion is once changed, and " drdy " sends a negative pulse, EMP1207 with it as " transition status " signal, drive translation data latch with also-the string conversion." mod " of ADS1281, " reset " and " syn " pin corresponding respectively " working method ", " resetting " and " synchronously " signal.
The synchronous serial interface of on EMP1207, realizing is connected with the synchronous serial interface of ADSP-BF533 with the main equipment mode." rsclk " pin of ADSP-BF533 synchronous serial interface receives " synchronous serial clock " signal; " rfs " pin receives " frame synchronization " signal; " dr " pin receives " synchronous serial output " signal, and " dt " pin sends data to " synchronous serial input ".The synchronous serial interface of ADSP-BF533 is supported the DMA pattern, does not take the CPU processing time, data is delivered to data space handle.
The above is merely the preferred implementation of the utility model, but the utility model protection domain is not limited thereto.Any those skilled in the art all can carry out suitable change or variation to it in the disclosed technical scope of the utility model, and this change or variation all should be encompassed within the protection domain of the utility model.
Claims (9)
1. the multi-channel data acquisition interface of a type digital strong motion seismograph is characterized in that, comprises data acquisition and control module, Date Conversion Unit and synchronous serial unit;
Data acquisition is provided with port, reseting port and synchronous port with the control module and the mode of operation of analog to digital converter and is connected; Data acquisition also is connected with the serial data output port of microcontroller with control module;
Date Conversion Unit is connected with the state exchange signal output port with the data-out port of analog to digital converter;
The synchronous serial unit is connected with Date Conversion Unit; The synchronous serial unit also is connected with the serial data input port of microcontroller.
2. the multi-channel data acquisition interface of type digital strong motion seismograph as claimed in claim 1 is characterized in that, the reference clock signal of multi-channel data acquisition interface is provided by crystal oscillator or microcontroller.
3. the multi-channel data acquisition interface of type digital strong motion seismograph as claimed in claim 2 is characterized in that, the change over clock signal of analog to digital converter is obtained through the first frequency divider frequency division by reference clock signal.
4. the multi-channel data acquisition interface of type digital strong motion seismograph as claimed in claim 3 is characterized in that, Date Conversion Unit comprises first shift register to the N shift register and first latch to the N latch; The clock signal of first shift register to the N shift register is identical with the change over clock signal of analog to digital converter, and N is a natural number;
First shift register to the N shift register is connected with the N road output port of analog to digital converter respectively; First latch to the N latch is connected with first shift register to the N shift register accordingly, and first shift register to the N shift register and first latch to the N latch also are connected with the state exchange signal output port of analog to digital converter respectively.
5. the multi-channel data acquisition interface of type digital strong motion seismograph as claimed in claim 4 is characterized in that, the synchronous serial unit comprises N+1 latch, N+1 shift register and first counter;
The N+1 latch is connected with first latch to the N latch; The N+1 latch also is connected with the N+1 shift register;
The N+1 latch also is connected with the state exchange signal output port of analog to digital converter respectively with the N+1 shift register;
The clock signal of N+1 shift register is the clock signal that reference clock signal obtains through the second frequency divider frequency division;
The frame synchronizing signal of microcontroller is that reference clock signal is through the second frequency divider frequency division and the signal through obtaining after first rolling counters forward;
The synchronous serial clock of microcontroller is the signal that reference clock signal obtains through the second frequency divider frequency division.
6. the multi-channel data acquisition interface of type digital strong motion seismograph as claimed in claim 5 is characterized in that, data acquisition and control module comprise N+2 latch, N+3 latch, N+4 latch, N+2 shift register and second counter;
The N+2 shift register is connected with serial data output port, second counter, N+2 latch, N+3 latch and the N+4 latch of microcontroller respectively;
The input signal of second counter is identical with the synchronous serial clock of microcontroller;
Second counter also is connected with N+2 latch, N+3 latch and N+4 latch respectively.
7. the multi-channel data acquisition interface of type digital strong motion seismograph as claimed in claim 6 is characterized in that N=8.
8. like the multi-channel data acquisition interface of any described type digital strong motion seismograph of claim 1-7, it is characterized in that this multi-channel data acquisition interface is realized by the complex logic device.
9. a type digital strong motion seismograph is characterized in that, comprises analog to digital converter, multi-channel data acquisition interface and microcontroller;
The multi-channel data acquisition interface is provided with port, reseting port and synchronous port with data-out port, state exchange signal output port, state exchange clock port, the mode of operation of analog to digital converter respectively and is connected;
The multi-channel data acquisition interface also is connected with frame synchronization port, serial data input port, serial data output port and the synchronous serial clock port of microcontroller respectively;
The multi-channel data acquisition interface is the multi-channel data acquisition interface like any described type digital strong motion seismograph of claim 1-8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011202748023U CN202204935U (en) | 2011-07-29 | 2011-07-29 | Digital strong-motion seismograph and multi-path data collection interface of the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011202748023U CN202204935U (en) | 2011-07-29 | 2011-07-29 | Digital strong-motion seismograph and multi-path data collection interface of the same |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202204935U true CN202204935U (en) | 2012-04-25 |
Family
ID=45969052
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011202748023U Expired - Fee Related CN202204935U (en) | 2011-07-29 | 2011-07-29 | Digital strong-motion seismograph and multi-path data collection interface of the same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202204935U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106646590A (en) * | 2016-12-28 | 2017-05-10 | 浦北县中联致成科技咨询有限公司 | Sea quake underwater data collection system |
-
2011
- 2011-07-29 CN CN2011202748023U patent/CN202204935U/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106646590A (en) * | 2016-12-28 | 2017-05-10 | 浦北县中联致成科技咨询有限公司 | Sea quake underwater data collection system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102314402A (en) | Digital strong motion seismograph and multipath data acquisition interface thereof | |
| CN104378114B (en) | A kind of method for realizing that multipath A/D converter is synchronous | |
| CN104020691B (en) | It is applicable to the signals collecting board of multibus agreement, many expansion interfaces | |
| CN201418086Y (en) | Data communication protocol controller used for satellite-borne equipment | |
| CN113190291B (en) | Configurable protocol conversion system and method based on network-on-chip data acquisition | |
| CN102931994B (en) | Be applied to high speed signal sampling and synchronous framework and the method for signal processing chip | |
| CN109710556A (en) | Slave device and method for serial communication | |
| CN102841372A (en) | Cascade-collecting-station high-efficiency production line data transmission system used for seismic exploration and data transmission method | |
| CN102999467A (en) | High-speed interface and low-speed interface switching circuit and method based on FPGA (Field Programmable Gate Array) | |
| CN103888147B (en) | A kind of transformation from serial to parallel change-over circuit and converter and converting system | |
| CN108471303A (en) | Programmable nanosecond timing precision pulse generator based on FPGA | |
| CN107171728B (en) | 1B4B and Manchester coded forward and reverse transmission method, device and system | |
| CN103425614B (en) | Synchronous serial data dispensing device and method thereof for Single Chip Microcomputer (SCM) system | |
| CN105786741B (en) | SOC high-speed low-power-consumption bus and conversion method | |
| CN104469196A (en) | Drive device for image collecting system of interline transfer CCD sensor | |
| CN103209070A (en) | Digital interface radio frequency chip and implementation method thereof | |
| CN202204935U (en) | Digital strong-motion seismograph and multi-path data collection interface of the same | |
| CN213363816U (en) | Multi-protocol compatible angle acquisition system | |
| Shingare et al. | SPI implementation on FPGA | |
| CN202632782U (en) | Multi-channel SSI (Small Scale Integration) data acquisition module based on MicroBlaze soft core | |
| CN107066419A (en) | Expansible adaptive N × N channel data communication system | |
| CN102123068A (en) | Multi-bus communication system of cross modulation instrument | |
| CN104283561B (en) | A kind of asynchronous clock parallel-serial conversion half period output circuit | |
| CN101754005B (en) | Digital video signal conversion device and digital video signal transmission system | |
| CN202551008U (en) | Controller of analog-to-digital conversion chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120425 Termination date: 20120729 |