CN202150274U - Anti-lost circuit structure for EEPROM (Electrically Erasable Programmable Read Only Memory) data - Google Patents
Anti-lost circuit structure for EEPROM (Electrically Erasable Programmable Read Only Memory) data Download PDFInfo
- Publication number
- CN202150274U CN202150274U CN201120254807U CN201120254807U CN202150274U CN 202150274 U CN202150274 U CN 202150274U CN 201120254807 U CN201120254807 U CN 201120254807U CN 201120254807 U CN201120254807 U CN 201120254807U CN 202150274 U CN202150274 U CN 202150274U
- Authority
- CN
- China
- Prior art keywords
- eeprom
- data
- write
- pin
- circuit structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Storage Device Security (AREA)
Abstract
The utility model discloses an anti-lost circuit structure for EEPROM (Electrically Erasable Programmable Read Only Memory) data. The anti-lost circuit structure comprises an EEPROM chip, a control unit and a data-burning element; the EEPROM chip is provided with a write-protection pin; the data-burning element is provided with an idle pin; the control unit further comprises a power source module and a resistor; one end of the resistor is connected with the power source module, and the other end of the resistor is connected with the write-protection pin; and the write-protection pin is connected with the idle pin of the data-burning element. Compared with the prior art, the anti-lost circuit structure for the EEPROM data is simple in structure, has low cost, can burn an EEPROM as required, and can effectively prevent the error and loss of the EEPROM data.
Description
Technical field
The utility model relates to the EEPROM industrial field, the anti-lost circuit structure of particularly a kind of EEPROM data.
Background technology
EEPROM (Electrically Erasable Programmable Read-Only Memory), EEPROM---the storage chip that data are not lost after a kind of power down.EEPROM can on computers or wipe existing information, reprogramming on the specialized equipment.Generally be used in plug and play.
Fig. 1 is the connection synoptic diagram of present eeprom circuit.The 7th pin WP of eeprom chip is the write-protect pin of this device among the figure, when it opens write-protect mechanism during for high level; When it does not have write-protect during for low level.The sort circuit structure makes present EEPROM for making things convenient for burning data, it is not carried out write-protect on the circuit design, because the influence of environment, phenomenon such as occur the EEPROM error in data easily, lose causes product normally to use in the practical application.
China's application number is that 200820018796.3 utility model patent discloses a kind of EEPROM data protection circuit; Comprise and be used for port that is connected with eeprom chip and the port that is used for being connected with CPU; It also comprises EEPROM write-protect control circuit; CPU is connected with eeprom chip through EEPROM write-protect control circuit, and CPU is through controlling said EEPROM write-protect control circuit conducting and close, thus the power supply timing of control eeprom chip.Though this patent has solved the problem that memory data is rewritten or lost.But its structure is complicated, and has employed CPU and controlled, and cost is higher.
The utility model content
In order to overcome the defective of prior art, the utility model discloses the anti-lost circuit structure of a kind of EEPROM data, it is simple in structure, and cost is low, can effectively prevent EEPROM error in data, the phenomenon of losing to the EEPROM burning in needs.
The disclosed technical scheme of the utility model is following:
The anti-lost circuit structure of a kind of EEPROM data comprises eeprom chip, control module, burning data element; Said eeprom chip is provided with the write-protect pin, and said burning data element is provided with an idle pin;
Said control module further comprises power module, resistance; Said resistance one end is connected with power module, and the other end is connected with said write-protect pin;
Said write-protect pin is connected with the idle pin of said burning data element.
Compared with prior art, the utility model is simple in structure, and cost is low, can effectively prevent EEPROM error in data, the phenomenon of losing to the EEPROM burning data in needs.
Description of drawings
Fig. 1 is that present eeprom circuit connects synoptic diagram;
Fig. 2 is that the circuit of the anti-lost circuit structure of a kind of EEPROM data of the utility model embodiment connects synoptic diagram.
Embodiment
The below combines accompanying drawing and specific embodiment that the utility model is done further description.
Embodiment
Like Fig. 2, the anti-lost circuit structure of a kind of EEPROM data comprises eeprom chip 10, control module 20, burning data element 30.Eeprom chip 10 is provided with the write-protect pin, and said burning data element 30 is provided with an idle pin.
In the present embodiment, the write-protect pin of eeprom chip 10 is its 7th pin WP.
The idle pin of burning data element 30 is numbered 301 pin for it.
Simultaneously, the write-protect pin of eeprom chip 10 is connected with the idle pin 301 of burning data element 30.And the SCL of eeprom chip 10, SDA are connected on the respective pins of burning data element 30.And the VCC pin of eeprom chip 10 is connected on the power module VDD.
In the time of need carrying out write-protect to eeprom chip 10, the idle pin 301 of the burning data element 30 that its WP write-protect pin connects is vacant, and then WP write-protect pin is a high level, and eeprom chip 10 is carried out write-protect.
When needs carry out data burning to EEPROM, idle pin 301 ground connection of the burning data element 30 that will be connected with WP write-protect pin, then WP write-protect pin is a low level, removes its write-protect state.Simultaneously, through giving SCL, SDA, three pins of VCC corresponding signal is provided, thereby accomplishes data burning.
Compared with prior art, the utility model is simple in structure, and cost is low, can effectively prevent EEPROM error in data, the phenomenon of losing to the EEPROM burning data in needs.
The utility model preferred embodiment just is used for helping to set forth the utility model.Preferred embodiment does not have all details of detailed descriptionthe, does not limit this utility model yet and is merely described embodiment.Obviously, according to the content of this instructions, can do a lot of modifications and variation.These embodiment are chosen and specifically described to this instructions, is principle and practical application in order to explain the utility model better, thereby person skilled can be utilized the utility model well under making.The utility model only receives the restriction of claims and four corner and equivalent.More than the disclosed several specific embodiments that are merely the application, but the application is not limited thereto, any those skilled in the art can think variation, all should drop in the application's the protection domain.
Claims (1)
1. the anti-lost circuit structure of EEPROM data is characterized in that, comprises eeprom chip, control module, burning data element; Said eeprom chip is provided with the write-protect pin, and said burning data element is provided with an idle pin;
Said control module further comprises power module, resistance; Said resistance one end is connected with power module, and the other end is connected with said write-protect pin;
Said write-protect pin is connected with the idle pin of said burning data element.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201120254807U CN202150274U (en) | 2011-07-19 | 2011-07-19 | Anti-lost circuit structure for EEPROM (Electrically Erasable Programmable Read Only Memory) data |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201120254807U CN202150274U (en) | 2011-07-19 | 2011-07-19 | Anti-lost circuit structure for EEPROM (Electrically Erasable Programmable Read Only Memory) data |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202150274U true CN202150274U (en) | 2012-02-22 |
Family
ID=45591326
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201120254807U Expired - Fee Related CN202150274U (en) | 2011-07-19 | 2011-07-19 | Anti-lost circuit structure for EEPROM (Electrically Erasable Programmable Read Only Memory) data |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202150274U (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103531237A (en) * | 2012-07-05 | 2014-01-22 | 北京兆易创新科技股份有限公司 | System and method for quickly burning memory chip |
| CN103531236A (en) * | 2012-07-05 | 2014-01-22 | 北京兆易创新科技股份有限公司 | System and method for quickly burning memory chip |
| WO2019205637A1 (en) * | 2018-04-24 | 2019-10-31 | 天浪创新科技（深圳）有限公司 | Data writing method, system, and device for integrated circuit chip, apparatus, and medium |
| CN113721942A (en) * | 2021-08-31 | 2021-11-30 | Tcl华星光电技术有限公司 | Display device driving system and display device |
-
2011
- 2011-07-19 CN CN201120254807U patent/CN202150274U/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103531237A (en) * | 2012-07-05 | 2014-01-22 | 北京兆易创新科技股份有限公司 | System and method for quickly burning memory chip |
| CN103531236A (en) * | 2012-07-05 | 2014-01-22 | 北京兆易创新科技股份有限公司 | System and method for quickly burning memory chip |
| WO2019205637A1 (en) * | 2018-04-24 | 2019-10-31 | 天浪创新科技（深圳）有限公司 | Data writing method, system, and device for integrated circuit chip, apparatus, and medium |
| US11410711B2 (en) | 2018-04-24 | 2022-08-09 | Tiro Innovation Technology (shenzhen) Co., Ltd. | Data writing method and apparatus |
| CN113721942A (en) * | 2021-08-31 | 2021-11-30 | Tcl华星光电技术有限公司 | Display device driving system and display device |
| CN113721942B (en) * | 2021-08-31 | 2024-01-30 | Tcl华星光电技术有限公司 | Display device driving system and display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101867169B (en) | It is applied to the protection circuit of flash memory | |
| CN202150274U (en) | Anti-lost circuit structure for EEPROM (Electrically Erasable Programmable Read Only Memory) data | |
| US8630107B2 (en) | Self-disabling chip enable input | |
| CN102348009A (en) | Mobile phone with fingerprint identification function | |
| CN202838306U (en) | Field programmable gata array (FPGA) configuration system based on microprocessor | |
| CN104516684A (en) | Data processing system, microcontroller and semiconductor device | |
| CN202720628U (en) | High-speed memory system based on solid state disks | |
| CN102708923A (en) | Semiconductor integrated circuit and control method | |
| TWI536392B (en) | Non-volatile memory storage apparatus, memory controller and data storage method | |
| CN201655336U (en) | Serial flash debugging circuit based on FPGA and television set with same | |
| CN103123530A (en) | Solid state disk | |
| CN203204494U (en) | Multifunctional high-stability slot structure and multifunctional card insertion module combined system | |
| US20080228994A1 (en) | Solid memory module structure with extensible capacity | |
| CN106611608B (en) | Memorizer control circuit unit, memorizer memory devices and data transmission method | |
| CN204256730U (en) | There is the FPGA configuration circuit of power-down protection | |
| CN109192237A (en) | Memory write-protection circuit and display device | |
| CN107479938A (en) | Electronic equipment and its startup method | |
| CN105573924B (en) | Analogue system | |
| CN107506206A (en) | A kind of loaded circuits of Flouride-resistani acid phesphatase antifuse PROM to SRAM type FPGA | |
| CN206363299U (en) | A kind of control circuit of RAM card | |
| US20080229001A1 (en) | Solid memory module with extensible capacity | |
| CN203535643U (en) | Control device with system use function | |
| CN104424079A (en) | Electronic device | |
| CN105718009B (en) | PCIE accelerator cards based on FPGA and its cold reset method, circuit | |
| CN204406843U (en) | Dismantled and assembled and the checking development board of high-speed cruising of a kind of FPGA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120222 Termination date: 20160719 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |