CN202068381U - Level-D voice frequency power amplifier used for restraining noises - Google Patents
Level-D voice frequency power amplifier used for restraining noises Download PDFInfo
- Publication number
- CN202068381U CN202068381U CN2011201779289U CN201120177928U CN202068381U CN 202068381 U CN202068381 U CN 202068381U CN 2011201779289 U CN2011201779289 U CN 2011201779289U CN 201120177928 U CN201120177928 U CN 201120177928U CN 202068381 U CN202068381 U CN 202068381U
- Authority
- CN
- China
- Prior art keywords
- delay
- time
- input
- voltage
- delay circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a level-D voice frequency power amplifier used for restraining noises, which at least comprises an integrator, a comparator, a driver, a power switch element and a feedback network and further comprises a voltage control delay circuit used for controlling delay of signals. Due to addition of the voltage control delay circuit, zero passage distortion and crosstalk noises of the level-D voice frequency power amplifier are reduced, noises (POP and CLICK)caused by starting up and shutting down a machine are reduced, and THD+N parameters (total harmonic distortion + noises) are reduced. Square wave modulating signals are used as carrier signals of voice frequency input signals, a triangular wave production circuit in the level-D voice frequency power amplifier in the prior art is saved, and area of a chip and cost for manufacturing the chip are saved.
Description
Technical field
The utility model relates to audio power amplifying technique field, relates in particular to a kind of D genus audio power amplifier that is used to suppress noise.
Background technology
As shown in Figure 1, the D class audio amplifier adopts the high frequency square wave that is loaded with audio input signal Vin to modulate the power controlling switch element.This power switch component drives load loud speaker sounding.The power switch component stock size of using in the D class audio amplifier of the prior art is very big, because very big its grid parasitic capacitance of its size is also very big, causes little audio input signal Vin can produce very big distortion.Perhaps when audio input signal Vin was zero, switch produced crosstalk noise in the time of owing to power switch component.
As shown in Figure 2, when audio input signal Vin is zero, because this follow-on D class audio amplifier has increased certain time-delay Δ t between the two-way PWM modulation signal that drives H bridge-type output stage, this follow-on D class audio amplifier has suppressed zero crossing distortion and at the audio input signal Vin crosstalk noise that the D class audio amplifier sends when being zero to a certain extent.But this has caused this follow-on D class audio amplifier in start and moment of power down, switching on and shutting down noise (POP and CLICK) increase.
Therefore, those skilled in the art is devoted to develop a kind of system of D genus audio power amplifier to overcome above-mentioned defective.
The utility model content
Because the above-mentioned defective of prior art, technical problem to be solved in the utility model provides a kind of D genus audio power amplifier that is used to suppress noise, to guarantee in the zero crossing distortion and crosstalk noise that suppress the D genus audio power amplifier, suppressing the switching on and shutting down noise (POP and CLICK) of D genus audio power amplifier.
For achieving the above object, the utility model provides a kind of D genus audio power amplifier, comprises integrator, comparator, driver, power switch component at least, and feedback network, also comprises voltage-controlled delay circuit; The input input of described voltage-controlled delay circuit is as the square wave with reference to ripple, and the control end input control signal of described voltage-controlled delay circuit, the output of described voltage-controlled delay circuit are exported the time-delay square wave, and described time-delay square wave is the described square wave that has produced a time-delay; Described square wave is imported the first reference wave input of described integrator, and described time-delay square wave is imported the second reference wave input of described integrator; First output of described integrator is connected with the in-phase input end of first comparator, and second output of described integrator is connected with the in-phase input end of second comparator, and reference voltage is imported the inverting input of described first comparator, described second comparator; Or the input of the input of described voltage-controlled delay circuit is as the triangular wave with reference to ripple, the control end input control signal of described voltage-controlled delay circuit, the output output time-delay triangular wave of described voltage-controlled delay circuit, described time-delay triangular wave is the described triangular wave that has produced a time-delay; Described triangular wave is imported the inverting input of described first comparator, and described time-delay square wave is imported the inverting input of described second comparator; First output of described integrator is connected with the in-phase input end of first comparator, and second output of described integrator is connected with the in-phase input end of second comparator; Or the input of described voltage-controlled delay circuit is connected with the output of described first comparator, the control end input control signal of described voltage-controlled delay circuit, and the output of described voltage-controlled delay circuit is connected with the input of first driver; The output of described second comparator is connected with the input of second driver.
Preferably, described voltage-controlled delay circuit comprises time delay resistance, delay capacitor, and when described D genus audio power amplifier was worked, the size of described time-delay was relevant with described time delay resistance and described delay capacitor:
Δ t is that described time-delay, Rd are that described time delay resistance, Cd are described delay capacitor; When described D genus audio power amplifier On/Off, described time-delay is approximately zero.
Preferably, described voltage-controlled delay circuit also comprises first switch element, and described first switch element is in parallel with described time delay resistance; When the control end of described voltage-controlled delay circuit was low level, described first switch element was closed, and made described time delay resistance short circuit; When the control end of described voltage-controlled delay circuit was high level, described first switch element was opened, and made described time delay resistance open circuit.
Preferably, described voltage-controlled delay circuit also comprises first electric capacity, and first end of described first electric capacity is connected with the control end of described first switch element, and second end of described first electric capacity is connected with ground.
Preferably, described first switch element is a metal-oxide-semiconductor.
The utility model provides, and a kind of D genus audio power amplifier that is used to suppress noise has following technique effect: owing to set up voltage-controlled delay circuit, thereby this voltage-controlled delay circuit makes and produces zero crossing distortion and the crosstalk noise that time-delay has reduced the D genus audio power amplifier between two drive signals of D genus audio power amplifier; Thereby this voltage-controlled delay circuit makes two drive signals of D genus audio power amplifier delay time when switching on and shutting down is zero switching on and shutting down noise (POP and CLICK) and the THD+N (total harmonic distortion plus noise) that has reduced the D genus audio power amplifier.The control end signal becomes high level from low level during start.Time-delay Δ t is approximately zero when beginning, and has only through discharging and recharging the Δ t that delays time after the time T s just to reach preset time T d gradually.Therefore start shooting moment, pulse-width signal PWM1, the size of the relative time delay between the PWM2 is approximately zero.Owing to avoided switching power tube at start moment output differential signal, thereby suppressed the switching on and shutting down noise (POP and CLICK) of D genus audio power amplifier.After start reached preset time T d gradually through certain hour time-delay Δ t, pulse-width signal PWM1 had the time-delay Δ t of preset time T d between the PWM2, thereby has reduced the zero crossing distortion and the crosstalk noise of amplifier.Control end control signal becomes low level from high level during shutdown, and time-delay Δ t can become approximate zero very soon, has suppressed the switching on and shutting down noise (POP and CLICK) of D genus audio power amplifier thus.Owing to use the carrier signal of square-wave modulation signal as audio input signal, saved the circuit for generating triangular wave in the D genus audio power amplifier in the prior art, saved area of chip, saved the chip manufacturing cost.
Be described further below with reference to the technique effect of accompanying drawing, to understand the purpose of this utility model, feature and effect fully design of the present utility model, concrete structure and generation.
Description of drawings
Fig. 1 is the structured flowchart of an embodiment of the D genus audio power amplifier of prior art;
Fig. 2 is the structured flowchart of another embodiment of the D genus audio power amplifier of prior art;
Fig. 3 is the structured flowchart of first embodiment of D genus audio power amplifier of the present utility model;
Fig. 4 is the voltage-controlled delay circuit figure of the embodiment of Fig. 3;
Fig. 5 is the sequential chart of the voltage-controlled delay circuit of Fig. 4;
Fig. 6 is the structured flowchart of second embodiment of D genus audio power amplifier of the present utility model;
Fig. 7 is the structured flowchart of the 3rd embodiment of D genus audio power amplifier of the present utility model.
Embodiment
Embodiment 1:
As shown in Figure 3, according to a specific embodiment of D genus audio power amplifier of the present utility model, this D genus audio power amplifier comprises integrator 20, comparator, driver, power switch component, and feedback network.This D genus audio power amplifier also comprises voltage-controlled delay circuit 5, thereby is used for the crosstalk noise and the switching on and shutting down noise of the time-delay inhibition system of control signal.
The input input of voltage-controlled delay circuit 5 is as the square wave CLK with reference to ripple, and the control end control input control signal of voltage-controlled delay circuit 5, the output of voltage-controlled delay circuit 5 are exported the time-delay square wave, and the time-delay square wave is the square wave CLK that has produced a time-delay.The first reference wave input of square wave input integral device 20, the second reference wave input of time-delay square wave input integral device 20.First output of integrator 20 is connected with the in-phase input end of first comparator 30, and second output of integrator 20 is connected with the in-phase input end of second comparator 31, and reference voltage Vref is imported the inverting input of first comparator 30, second comparator 31.
Audio input signal Vin is through the pre-amplification of preamplifier 10.Audio input signal Vin, square wave CLK, signal VOUTP behind pre-the amplification, VOUTN input integral device produces triangular signal.Triangular signal and reference signal Vref produce corresponding pulse-width signal PWM1, PWM2 respectively after by first comparator 30, second comparator 31.Pulse-width signal PWM1, the duty ratio of PWM2 is all linear with audio input signal Vin.Pulse-width signal PWM1 produces signal VOUTP by first driver 40, first power switch component; Pulse-width signal PWM2 produces signal VOUTN by second driver 41, second power switch component.In the present embodiment, control signal is control end control
Signal.Voltage-controlled delay circuit 5 is delayed time square wave CLK under the control of control end control signal, thereby makes pulse-width signal PWM1, produces time-delay Δ t between the PWM2.
After the D genus audio power amplifier is opened,, produce between the drive signal that voltage-controlled delay circuit 5 makes the power switch component of winning and the drive signal of second power switch component and delay time through a charging interval; Before the D genus audio power amplifier was closed, through a discharge time, voltage-controlled delay circuit 5 was eliminated the time-delay between the drive signal of the drive signal of the power switch component of winning and second power switch component; When D genus audio power amplifier On/Off, time-delay is approximately zero.
Owing to use the carrier signal of square wave CLK as audio input signal Vin, saved the circuit for generating triangular wave in the D genus audio power amplifier in the prior art, saved area of chip, saved the chip manufacturing cost.
As shown in Figure 4, the voltage-controlled delay circuit 5 of D genus audio power amplifier comprises time delay resistance, delay capacitor, and the size of time-delay is relevant with time delay resistance and delay capacitor:
Δ t is that time delay resistance, Cd are delay capacitor for time-delay, Rd.
In the present embodiment, voltage-controlled delay circuit 5 also comprises first switch element, second switch element.First switch element is metal-oxide-semiconductor MN1, and the second switch element is metal-oxide-semiconductor MP1.Metal-oxide-semiconductor MN1, MP1 is in parallel with time delay resistance.When the control end of voltage-controlled delay circuit 5 is low level, metal-oxide-semiconductor MN1, MP1 closes, and makes time delay resistance Rd short circuit, when the control end of voltage-controlled delay circuit 5 is high level, metal-oxide-semiconductor MN1, MP1 opens, and makes time delay resistance Rd open circuit.
Voltage-controlled delay circuit 5 also comprises first capacitor C 2, second capacitor C 3.First end of first capacitor C 2 is connected with the control end of metal-oxide-semiconductor MP1, and second end of first capacitor C 2 is connected with ground; First capacitor C 2 is used to control charging interval, discharge time of voltage of the control end of metal-oxide-semiconductor MP1.First end of second capacitor C 3 is connected with the control end of metal-oxide-semiconductor MN1, and second end of second capacitor C 3 is connected with ground; First capacitor C 2 is used to control charging interval, discharge time of voltage of the control end of metal-oxide-semiconductor MN1.
As Fig. 4, shown in Figure 5, the control end control signal of voltage-controlled delay circuit 5 and clock signal clk pass through NAND gate, inverter, capacitor C 1, inverter successively, and NAND gate, produce burst pulse CLK1.The grid voltage of voltage control metal-oxide-semiconductor MP1 on first capacitor C 2, the grid voltage of the voltage control metal-oxide-semiconductor MN1 on second capacitor C 3.Control end control signal also control second capacitor C 3 on draw metal-oxide-semiconductor MP3, simultaneously control end control signal is through the drop-down metal-oxide-semiconductor MN3 of inverter controlling.The input end signal In of voltage-controlled delay circuit 5 passes through inverter, time delay resistance Rd, metal-oxide-semiconductor MP1, metal-oxide-semiconductor MN1, delay capacitor Cd successively, and exports the output end signal Out of voltage-controlled delay circuit 5 behind the inverter.Time-delay Δ t between output end signal Out and the input end signal In is controlled.
When control end control signal was low level, the last terminal voltage V2 of first capacitor C 2 pulled down to low level by metal-oxide-semiconductor MN3, opened metal-oxide-semiconductor MP1; The following terminal voltage V3 of second capacitor C 3 opens metal-oxide-semiconductor MN1 by moving high level on the metal-oxide-semiconductor MP3, and is approximate with time delay resistance Rd short circuit, and Δ t ≈ 0 delays time this moment;
When control end control signal became high level, voltage-controlled delay circuit 5 can produce the burst pulse CLK1 that duty ratio is very little, and the duty ratio size of narrow pulsewidth CLK1 is controlled by C1.Burst pulse CLK1 charges to first capacitor C 2 through the unlatching of inverter controlling metal-oxide-semiconductor MP2, and control metal-oxide-semiconductor MN2 is to 3 discharges of second capacitor C.Charging interval Ts is by duty ratio, metal-oxide-semiconductor MP2, metal-oxide-semiconductor MN2, first capacitor C 2 of narrow pulsewidth CLK1, and 3 decisions of second capacitor C.Through behind the charging interval Ts, voltage V2 notch cuttype ground charging gradually rises to Vcc, and voltage V3 notch cuttype ground discharge gradually drops to low level.Voltage V3 on the voltage V2 on first capacitor C 2 and second capacitor C 3 influences corresponding M OS pipe MP1, the size of the conducting resistance of MN1 respectively.Said process can make metal-oxide-semiconductor MN1, and the conducting resistance of MP1 and Rd parallel resistor increase gradually, and delay time Δ t also increases thereupon gradually thus.As final metal-oxide-semiconductor MN1, when MP1 turn-offed, the size of time-delay Δ t was only by time delay resistance Rd and delay capacitor Cd decision.
Control end control signal becomes high level from low level during start.Time-delay Δ t is approximately zero when beginning, and has only through the Δ t that delays time after the charging interval Ts just to reach preset time T d gradually.Therefore start shooting moment, pulse-width signal PWM1, the relative time delay between the PWM2 are approximately zero.Owing to avoided switching power tube at start moment output differential signal, thereby suppressed the switching on and shutting down noise (POP and CLICK) of D genus audio power amplifier.After start reached preset time T d gradually through certain hour time-delay Δ t, pulse-width signal PWM1 had the time-delay Δ t of preset time T d between the PWM2, thereby has reduced the zero crossing distortion and the crosstalk noise of amplifier.Control end control signal becomes low level from high level during shutdown, and time-delay Δ t can become approximate zero very soon, has suppressed the switching on and shutting down noise (POP and CLICK) of D genus audio power amplifier thus.
Owing to set up voltage-controlled delay circuit, thereby this voltage-controlled delay circuit makes and produces zero crossing distortion and the crosstalk noise that time-delay has reduced the D genus audio power amplifier between two drive signals of D genus audio power amplifier; Thereby this voltage-controlled delay circuit makes two drive signals of D genus audio power amplifier delay time when switching on and shutting down is zero switching on and shutting down noise (POP and CLICK) and the THD+N (total harmonic distortion plus noise) that has reduced the D genus audio power amplifier.
In other embodiments, switch element also can be controlled time-delay Δ t by control delay capacitor Cd.
Embodiment 2:
As shown in Figure 6, the circuit structure of present embodiment and embodiment 1 is basic identical, institute's difference is, the input input of voltage-controlled delay circuit 5 is as the triangular wave with reference to ripple, the control end control input control signal of voltage-controlled delay circuit 5, the output output time-delay triangular wave of voltage-controlled delay circuit 5, the time-delay triangular wave is the triangular wave that has produced a time-delay; Triangular wave is imported the inverting input of first comparator 30, and the time-delay square wave is imported the inverting input of second comparator 31; First output of integrator 20 is connected with the in-phase input end of first comparator 30, and second output of integrator 20 is connected with the in-phase input end of second comparator 31;
Embodiment 3:
As shown in Figure 7, the circuit structure of present embodiment and embodiment 1 is basic identical, institute's difference is, the input of voltage-controlled delay circuit 5 is connected with the output of first comparator 30, the control end control input control signal of voltage-controlled delay circuit 5, the output of voltage-controlled delay circuit 5 is connected with the input of first driver 40; The output of second comparator 31 is connected with the input of second driver 41.
More than describe preferred embodiment of the present utility model in detail.The ordinary skill that should be appreciated that this area need not creative work and just can make many modifications and variations according to design of the present utility model.Therefore, all technical staff in the art comply with design of the present utility model on the basis of existing technology by the available technical scheme of logical analysis, reasoning, or a limited experiment, all should be in the determined protection range by claims.
Claims (5)
1. a D genus audio power amplifier that is used to suppress noise comprises integrator, comparator, driver, power switch component at least, and feedback network, it is characterized in that: also comprise voltage-controlled delay circuit;
The input input of described voltage-controlled delay circuit is as the square wave with reference to ripple, and the control end input control signal of described voltage-controlled delay circuit, the output of described voltage-controlled delay circuit are exported the time-delay square wave, and described time-delay square wave is the described square wave that has produced a time-delay; Described square wave is imported the first reference wave input of described integrator, and described time-delay square wave is imported the second reference wave input of described integrator; First output of described integrator is connected with the in-phase input end of first comparator, and second output of described integrator is connected with the in-phase input end of second comparator, and reference voltage is imported the inverting input of described first comparator, described second comparator;
Or the input of the input of described voltage-controlled delay circuit is as the triangular wave with reference to ripple, the control end input control signal of described voltage-controlled delay circuit, the output output time-delay triangular wave of described voltage-controlled delay circuit, described time-delay triangular wave is the described triangular wave that has produced a time-delay; Described triangular wave is imported the inverting input of described first comparator, and described time-delay square wave is imported the inverting input of described second comparator; First output of described integrator is connected with the in-phase input end of first comparator, and second output of described integrator is connected with the in-phase input end of second comparator;
Or the input of described voltage-controlled delay circuit is connected with the output of described first comparator, the control end input control signal of described voltage-controlled delay circuit, and the output of described voltage-controlled delay circuit is connected with the input of first driver; The output of described second comparator is connected with the input of second driver.
2. the D genus audio power amplifier that is used to suppress noise according to claim 1, it is characterized in that: described voltage-controlled delay circuit comprises time delay resistance, delay capacitor, when described D genus audio power amplifier was worked, the size of described time-delay was relevant with described time delay resistance and described delay capacitor:
Δ t is that described time-delay, Rd are that described time delay resistance, Cd are described delay capacitor; When described D genus audio power amplifier On/Off, the size of described time-delay is approximately zero.
3. the D genus audio power amplifier that is used to suppress noise according to claim 2 is characterized in that: described voltage-controlled delay circuit also comprises first switch element, and described first switch element is in parallel with described time delay resistance; When the control end of described voltage-controlled delay circuit was low level, described first switch element was closed, and made described time delay resistance short circuit; When the control end of described voltage-controlled delay circuit was high level, described first switch element was opened, and made described time delay resistance open circuit.
4. the D genus audio power amplifier that is used to suppress noise according to claim 3, it is characterized in that: described voltage-controlled delay circuit also comprises first electric capacity, first end of described first electric capacity is connected with the control end of described first switch element, and second end of described first electric capacity is connected with ground.
5. the D genus audio power amplifier that is used to suppress noise according to claim 4 is characterized in that: described first switch element is a metal-oxide-semiconductor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011201779289U CN202068381U (en) | 2011-05-30 | 2011-05-30 | Level-D voice frequency power amplifier used for restraining noises |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011201779289U CN202068381U (en) | 2011-05-30 | 2011-05-30 | Level-D voice frequency power amplifier used for restraining noises |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202068381U true CN202068381U (en) | 2011-12-07 |
Family
ID=45062231
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011201779289U Expired - Fee Related CN202068381U (en) | 2011-05-30 | 2011-05-30 | Level-D voice frequency power amplifier used for restraining noises |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202068381U (en) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102832893A (en) * | 2012-09-25 | 2012-12-19 | 上海贝岭股份有限公司 | D-type power amplifier |
| CN102832894A (en) * | 2012-09-25 | 2012-12-19 | 上海贝岭股份有限公司 | D-type power amplifying method |
| CN103296982A (en) * | 2012-02-27 | 2013-09-11 | 无锡华润矽科微电子有限公司 | Circuit structure capable of realizing self-adaptive function in class-D audio power amplification circuit |
| CN103391059A (en) * | 2012-05-11 | 2013-11-13 | 新唐科技股份有限公司 | Audio system with D amplifier, and integrated circuit chip |
| CN104380599A (en) * | 2012-05-31 | 2015-02-25 | 高通股份有限公司 | Switching amplifier with embedded harmonic rejection filter |
| CN109328430A (en) * | 2016-04-22 | 2019-02-12 | 思睿逻辑国际半导体有限公司 | For the system and method for carrying out prediction switching in audio-frequency amplifier |
| CN109922410A (en) * | 2017-12-12 | 2019-06-21 | 络达科技股份有限公司 | Audio system |
| CN112688565A (en) * | 2019-10-18 | 2021-04-20 | 三垦电气株式会社 | Control device and method of current resonance circuit and current resonance power supply |
| CN113938103A (en) * | 2021-12-16 | 2022-01-14 | 武汉市聚芯微电子有限责任公司 | Audio driving chip and audio driving method |
-
2011
- 2011-05-30 CN CN2011201779289U patent/CN202068381U/en not_active Expired - Fee Related
Cited By (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9331641B2 (en) | 2012-02-27 | 2016-05-03 | Wuxi China Resources Semico Co. | Circuit structure for achieving adaptive function in class-D audio power amplifier circuit |
| CN103296982A (en) * | 2012-02-27 | 2013-09-11 | 无锡华润矽科微电子有限公司 | Circuit structure capable of realizing self-adaptive function in class-D audio power amplification circuit |
| CN103296982B (en) * | 2012-02-27 | 2016-10-05 | 无锡华润矽科微电子有限公司 | D class audio frequency power amplification circuit realizes the circuit structure of adaptation function |
| CN103391059B (en) * | 2012-05-11 | 2017-03-01 | 新唐科技股份有限公司 | There is audio system and the IC chip of class-D amplifier |
| CN103391059A (en) * | 2012-05-11 | 2013-11-13 | 新唐科技股份有限公司 | Audio system with D amplifier, and integrated circuit chip |
| CN104380599A (en) * | 2012-05-31 | 2015-02-25 | 高通股份有限公司 | Switching amplifier with embedded harmonic rejection filter |
| CN102832894B (en) * | 2012-09-25 | 2015-09-30 | 上海贝岭股份有限公司 | A kind of D class power-magnifying method |
| CN102832893B (en) * | 2012-09-25 | 2015-07-08 | 上海贝岭股份有限公司 | D-type power amplifier |
| CN102832893A (en) * | 2012-09-25 | 2012-12-19 | 上海贝岭股份有限公司 | D-type power amplifier |
| CN102832894A (en) * | 2012-09-25 | 2012-12-19 | 上海贝岭股份有限公司 | D-type power amplifying method |
| CN109328430A (en) * | 2016-04-22 | 2019-02-12 | 思睿逻辑国际半导体有限公司 | For the system and method for carrying out prediction switching in audio-frequency amplifier |
| CN109328430B (en) * | 2016-04-22 | 2022-05-17 | 思睿逻辑国际半导体有限公司 | System and method for predictive switching in an audio amplifier |
| CN109922410A (en) * | 2017-12-12 | 2019-06-21 | 络达科技股份有限公司 | Audio system |
| CN109922410B (en) * | 2017-12-12 | 2021-01-26 | 络达科技股份有限公司 | Audio system |
| CN112688565A (en) * | 2019-10-18 | 2021-04-20 | 三垦电气株式会社 | Control device and method of current resonance circuit and current resonance power supply |
| CN112688565B (en) * | 2019-10-18 | 2024-06-11 | 三垦电气株式会社 | Control device and method of current resonance circuit and current resonance power supply |
| CN113938103A (en) * | 2021-12-16 | 2022-01-14 | 武汉市聚芯微电子有限责任公司 | Audio driving chip and audio driving method |
| CN113938103B (en) * | 2021-12-16 | 2022-06-07 | 武汉市聚芯微电子有限责任公司 | Audio driving chip and audio driving method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN202068381U (en) | Level-D voice frequency power amplifier used for restraining noises | |
| CN103346740B (en) | For D-type audio power amplifier and the acoustic signal processing method thereof of restraint speckle | |
| CN102811026B (en) | Class D audio power amplifier for noise suppression and audio signal processing method thereof | |
| CN101465619B (en) | Method and apparatus for restraining D-genus power amplifier noise and D-genus power amplifier with noise suppression | |
| CN104065353A (en) | Mute-starting class-D amplifier | |
| CN103905006A (en) | D-type power amplifier chip with duty-ratio limit function and device of D-type power amplifier chip | |
| CN102931840A (en) | Control circuit and control method for constant on-time conversion circuit | |
| CN107994877B (en) | Power tube driver of class-D audio amplifier with low radiation interference, high efficiency, high linearity and robustness | |
| US20130271215A1 (en) | Class d audio amplifier with noise suppression and the method thereof | |
| CN101394153B (en) | Class d amplifier circuit | |
| TW201409930A (en) | Pop-free single-ended output class-D amplifier | |
| CN104201997A (en) | D-type audio frequency amplifier | |
| US8223991B2 (en) | Amplification circuit for driving a diffuser | |
| CN101387894A (en) | Bias current generating circuit and operational amplifier | |
| CN102983825B (en) | A kind of category D amplifier chip | |
| US11750163B2 (en) | Deglitching circuit and method in a class-D amplifier | |
| US6489840B2 (en) | Power amplification equipment | |
| CN103078498B (en) | A kind of voltage conversion circuit and using method thereof | |
| CN105119574B (en) | D class power amplifiers with POP noise suppresseds | |
| CN102572642A (en) | Audio POP sound elimination method and earphone audio circuit | |
| US8265303B2 (en) | Circuits and methods for reducing pop noise in class D amplifiers | |
| CN101951034A (en) | Power supply unit based on pulsed power amplifier | |
| CN101814897A (en) | Amplifying system and related method for improving glitch performance of amplifier | |
| CN107276384A (en) | A kind of soft starting circuit based on pulse charge | |
| CN202906844U (en) | D-class power amplifying chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of utility model: Class D audio power amplifier for suppressing noise and audio signal processing method thereof Effective date of registration: 20140515 Granted publication date: 20111207 Pledgee: The Agricultural Bank of Jiaxing branch of Limited by Share Ltd China garshin Pledgor: Jiaxing Heroic Electronic Technology Co., Ltd. Registration number: 2014330000012 |
|
| PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111207 Termination date: 20170530 |
|
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20210902 Granted publication date: 20111207 Pledgee: The Agricultural Bank of Jiaxing branch of Limited by Share Ltd. China garshin Pledgor: JIAXING HEROIC ELECTRONIC TECHNOLOGY Co.,Ltd. Registration number: 2014330000012 |
|
| PC01 | Cancellation of the registration of the contract for pledge of patent right |