CN102811026B - Class D audio power amplifier for noise suppression and audio signal processing method thereof - Google Patents
Class D audio power amplifier for noise suppression and audio signal processing method thereof Download PDFInfo
- Publication number
- CN102811026B CN102811026B CN201110142863.9A CN201110142863A CN102811026B CN 102811026 B CN102811026 B CN 102811026B CN 201110142863 A CN201110142863 A CN 201110142863A CN 102811026 B CN102811026 B CN 102811026B
- Authority
- CN
- China
- Prior art keywords
- time delay
- input
- voltage control
- delay circuit
- power amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The invention discloses a class D audio power amplifier for noise suppression and an audio signal processing method thereof. The class D audio power amplifier at least comprises an integrator, a comparer, a driver, a power switch element, a feedback network and a voltage-controlled time-delay circuit, wherein the voltage-controlled time-delay circuit is used for controlling time delay of signals. Because the voltage-controlled time-delay circuit is additionally arranged, zero-crossing distortion and crosstalk noise of the class D audio power amplifier are reduced, the on-off noise (POP and CLICK) is lowered, and the THD+N (Total Harmonic Distortion + Noise) parameters are decreased. According to the invention, because a square wave modulation signal is used as a carrier signal of an audio input signal, a triangular wave generation circuit of the class D audio power amplifier of the prior art is omitted, a chip area is saved and the chip manufacturing cost is saved.
Description
Technical field
The present invention relates to Audio power amplifier technical field, particularly relate to a kind of D-type audio power amplifier for restraint speckle and acoustic signal processing method thereof.
Background technology
As shown in Figure 1, D audio frequency amplifier adopts the high frequency square wave modulation being loaded with audio input signal Vin to control power switch component.This power switch component drives load loud speaker sounding.The power switch component stock size used in D audio frequency amplifier of the prior art is very large, because its size its parasitic gate electric capacity very large is also very large, causes little audio input signal Vin can produce very large distortion.Or when audio input signal Vin is zero, produce crosstalk noise due to the Simultaneous Switching of power switch component.
As shown in Figure 2, when audio input signal Vin is zero, because this follow-on D audio frequency amplifier adds certain time delay Δ t between the two-way PWM modulation signal driving H bridge type output stage, this follow-on D audio frequency amplifier inhibits zero crossing distortion and D audio frequency amplifier sends when audio input signal Vin is zero crosstalk noise to a certain extent.But which results in this follow-on D audio frequency amplifier in start and moment of power down, switching on and shutting down noise (POP and CLICK) increase.
Therefore, those skilled in the art is devoted to develop a kind of system of D-type audio power amplifier to overcome above-mentioned defect.
Summary of the invention
Because the above-mentioned defect of prior art, technical problem to be solved by this invention is to provide a kind of D-type audio power amplifier for restraint speckle and acoustic signal processing method thereof, to ensure, while the zero crossing distortion suppressing D-type audio power amplifier and crosstalk noise, to suppress the switching on and shutting down noise (POP and CLICK) of D-type audio power amplifier.
For achieving the above object, the invention provides a kind of D-type audio power amplifier, at least comprise integrator, comparator, driver, power switch component, and feedback network, also comprise voltage control delay circuit, for the time delay of control signal; The input of described voltage control delay circuit inputs as the square wave with reference to ripple, the control end input control signal of described voltage control delay circuit, and the output of described voltage control delay circuit exports time delay square wave, and described time delay square wave is the described square wave creating a time delay; First reference wave input of integrator described in described square wave input, the second reference wave input of integrator described in described time delay square wave input; First output of described integrator is connected with the in-phase input end of the first comparator, and the second output of described integrator is connected with the in-phase input end of the second comparator, the inverting input of described first comparator of reference voltage input, described second comparator; Or the input input of described voltage control delay circuit is as the triangular wave with reference to ripple, the control end input control signal of described voltage control delay circuit, the output of described voltage control delay circuit exports time delay triangular wave, and described time delay triangular wave is the described triangular wave creating a time delay; The inverting input of described first comparator of described triangular wave input, the inverting input of the second comparator described in described time delay square wave input; First output of described integrator is connected with the in-phase input end of the first comparator, and the second output of described integrator is connected with the in-phase input end of the second comparator; Or the input of described voltage control delay circuit is connected with the output of described first comparator, the control end input control signal of described voltage control delay circuit, the output of described voltage control delay circuit is connected with the input of the first driver; The output of described second comparator is connected with the input of the second driver.
Preferably, described voltage control delay circuit comprises time delay resistance, delay capacitor, and when described D-type audio power amplifier work, the size of described time delay is relevant to described time delay resistance and described delay capacitor:
Δ t is described time delay, Rd is described time delay resistance, Cd is described delay capacitor; When described D-type audio power amplifier On/Off, described time delay is approximately zero.
Preferably, described voltage control delay circuit also comprises the first switch element, and described first switch element is in parallel with described time delay resistance; When the control end of described voltage control delay circuit is low level, described first switch element is closed, and makes described time delay resistance short circuit; When the control end of described voltage control delay circuit is high level, described first switch element is opened, and described time delay resistance is opened a way.
Preferably, described voltage control delay circuit also comprises the first electric capacity, and the first end of described first electric capacity is connected with the control end of described first switch element, and the second end of described first electric capacity is connected to ground; Described first electric capacity is for controlling the discharge and recharge time of the voltage of the control end of described first switch element.
Preferably, described first switch element is metal-oxide-semiconductor.
For achieving the above object, present invention provides a kind of acoustic signal processing method of D-type audio power amplifier, a) in integrator input stage, or comparator input stage, or driver input stage connects a voltage control delay circuit, produce a time delay between the drive singal of the first power switch component and the drive singal of the second power switch component for making; B) after described D-type audio power amplifier is opened, through a charging interval, described voltage control delay circuit makes to produce described time delay between the drive singal of the drive singal of described first power switch component and described second power switch component; Before described D-type audio power amplifier is closed, through a discharge time, described voltage control delay circuit makes the described time delay between the drive singal of the drive singal of described first power switch component and described second power switch component eliminate; When described D-type audio power amplifier On/Off, the size of described time delay is approximately zero.
Preferably, described voltage control delay circuit comprises time delay resistance, delay capacitor, and described time delay size is relevant to described time delay resistance and described delay capacitor:
Δ t is described time delay, Rd is described time delay resistance, Cd is described delay capacitor.
Preferably, described voltage control delay circuit also comprises the first switch element, and described first switch element is in parallel with described time delay resistance; When the control end of described voltage control delay circuit is low level, described first switch element is closed, and make described time delay resistance short circuit, when the control end of described voltage control delay circuit is high level, described first switch element is opened, and described time delay resistance is opened a way.
Preferably, described voltage control delay circuit also comprises the first electric capacity, and the first end of described first electric capacity is connected with the control end of described first switch element, and the second end of described first electric capacity is connected to ground; Described first electric capacity is for controlling the discharge and recharge time of the voltage of the control end of described first switch element.
Preferably, described first switch element is metal-oxide-semiconductor.
A kind of D-type audio power amplifier for restraint speckle provided by the invention and acoustic signal processing method thereof have following technique effect: owing to having set up voltage control delay circuit, and this voltage control delay circuit makes to produce time delay between two of D-type audio power amplifier drive singal thus the zero crossing distortion and the crosstalk noise that reduce D-type audio power amplifier; This voltage control delay circuit makes two of D-type audio power amplifier drive singal time delays when switching on and shutting down be zero thus reduces switching on and shutting down noise (POPand CLICK) and the THD+N (total harmonic distortion plus noise) of D-type audio power amplifier.Control end signal during start and become high level from low level.Time delay Δ t is approximately zero when starting, and only has time delay Δ t after discharge and recharge time Ts just gradually to reach preset time T d.Therefore booting moment, pulse-width signal PWM1, the size of the relative time delay between PWM2 is approximately zero.Owing to avoiding switching power tube at booting moment output difference sub-signal, thus inhibit the switching on and shutting down noise (POP and CLICK) of D-type audio power amplifier.Start is after certain hour time delay Δ t reaches preset time T d gradually, and pulse-width signal PWM1, has the time delay Δ t of preset time T d, thus reduce zero crossing distortion and the crosstalk noise of amplifier between PWM2.During shutdown, control end control signal becomes low level from high level, and time delay Δ t can become approximate zero very soon, thereby inhibiting the switching on and shutting down noise (POP and CLICK) of D-type audio power amplifier.Owing to using square-wave modulation signal as the carrier signal of audio input signal, eliminate the circuit for generating triangular wave in prior art in D-type audio power amplifier, saved the area of chip, saved chip manufacturing cost.
Be described further below with reference to the technique effect of accompanying drawing to design of the present invention, concrete structure and generation, to understand object of the present invention, characteristic sum effect fully.
Accompanying drawing explanation
Fig. 1 is the structured flowchart of an embodiment of the D-type audio power amplifier of prior art;
Fig. 2 is the structured flowchart of another embodiment of the D-type audio power amplifier of prior art;
Fig. 3 is the structured flowchart of the first embodiment of D-type audio power amplifier of the present invention;
Fig. 4 is the voltage control delay circuit diagram of the embodiment of Fig. 3;
Fig. 5 is the sequential chart of the voltage control delay circuit of Fig. 4;
Fig. 6 is the structured flowchart of the second embodiment of D-type audio power amplifier of the present invention;
Fig. 7 is the structured flowchart of the 3rd embodiment of D-type audio power amplifier of the present invention.
Embodiment
Embodiment 1:
As shown in Figure 3, according to a specific embodiment of D-type audio power amplifier of the present invention, this D-type audio power amplifier comprises integrator 20, comparator, driver, power switch component, and feedback network.This D-type audio power amplifier also comprises voltage control delay circuit 5, for control signal time delay thus suppress the crosstalk noise of system and switching on and shutting down noise.
The input input of voltage control delay circuit 5 is as the square wave CLK with reference to ripple, and the control end control input control signal of voltage control delay circuit 5, the output of voltage control delay circuit 5 exports time delay square wave, and time delay square wave is the square wave CLK creating a time delay.First reference wave input of square wave input integrator 20, the second reference wave input of time delay square wave input integrator 20.First output of integrator 20 is connected with the in-phase input end of the first comparator 30, and the second output of integrator 20 is connected with the in-phase input end of the second comparator 31, and reference voltage Vref inputs the inverting input of the first comparator 30, second comparator 31.
Audio input signal Vin is through the pre-amplification of preamplifier 10.Audio input signal Vin after pre-amplification, square wave CLK, signal VOUTP, VOUTN input to integrator produce triangular signal.Triangular signal and reference signal Vref are by producing corresponding pulse-width signal PWM1 respectively, PWM2 after the first comparator 30, second comparator 31.The duty ratio of pulse-width signal PWM1, PWM2 is all linear with audio input signal Vin.Pulse-width signal PWM1 produces signal VOUTP by the first driver 40, first power switch component; Pulse-width signal PWM2 produces signal VOUTN by the second driver 41, second power switch component.In the present embodiment, control signal is control end control signal.Voltage control delay circuit 5 by square wave CLK time delay, thus makes pulse-width signal PWM1 under the control of control end control signal, produces time delay Δ t between PWM2.
After D-type audio power amplifier is opened, through a charging interval, voltage control delay circuit 5 makes to produce time delay between the drive singal of the drive singal of the first power switch component and the second power switch component; Before D-type audio power amplifier is closed, through a discharge time, voltage control delay circuit 5 makes the time delay between the drive singal of the first power switch component and the drive singal of the second power switch component eliminate; When D-type audio power amplifier On/Off, time delay is approximately zero.
Owing to using square wave CLK as the carrier signal of audio input signal Vin, eliminate the circuit for generating triangular wave in prior art in D-type audio power amplifier, saved the area of chip, saved chip manufacturing cost.
As shown in Figure 4, the voltage control delay circuit 5 of D-type audio power amplifier comprises time delay resistance, delay capacitor, and the size of time delay is relevant to time delay resistance and delay capacitor:
Δ t is time delay, Rd is time delay resistance, Cd is delay capacitor.
In the present embodiment, voltage control delay circuit 5 also comprises the first switch element, second switch element.First switch element is metal-oxide-semiconductor MN1, and second switch element is metal-oxide-semiconductor MP1.Metal-oxide-semiconductor MN1, MP1 is in parallel with time delay resistance.When the control end of voltage control delay circuit 5 is low level, metal-oxide-semiconductor MN1, MP1 close, and make time delay resistance Rd short circuit, when the control end of voltage control delay circuit 5 is high level, metal-oxide-semiconductor MN1, MP1 opens, and time delay resistance Rd is opened a way.
Voltage control delay circuit 5 also comprises the first electric capacity C2, the second electric capacity C3.The first end of the first electric capacity C2 is connected with the control end of metal-oxide-semiconductor MP1, and second end of the first electric capacity C2 is connected to ground; First electric capacity C2 is for controlling charging interval, the discharge time of the voltage of the control end of metal-oxide-semiconductor MP1.The first end of the second electric capacity C3 is connected with the control end of metal-oxide-semiconductor MN1, and second end of the second electric capacity C3 is connected to ground; First electric capacity C2 is for controlling charging interval, the discharge time of the voltage of the control end of metal-oxide-semiconductor MN1.
As shown in Figure 4, Figure 5, the control end control signal of voltage control delay circuit 5 and clock signal clk are successively through NAND gate, inverter, electric capacity C1, inverter, and NAND gate, produce burst pulse CLK1.The grid voltage of the voltage control metal-oxide-semiconductor MP1 on the first electric capacity C2, the grid voltage of the voltage control metal-oxide-semiconductor MN1 on the second electric capacity C3.Control end control signal also controls the pull-up metal-oxide-semiconductor MP3 of the second electric capacity C3, and control end control signal is through the drop-down metal-oxide-semiconductor MN3 of inverter controlling simultaneously.The input end signal In of voltage control delay circuit 5 successively through inverter, time delay resistance Rd, metal-oxide-semiconductor MP1, metal-oxide-semiconductor MN1, delay capacitor Cd, and exports the output end signal Out of voltage control delay circuit 5 after inverter.Time delay Δ t between output end signal Out and input end signal In is controlled.
When control end control signal is low level, the upper terminal voltage V2 of the first electric capacity C2 pulls down to low level by metal-oxide-semiconductor MN3, opens metal-oxide-semiconductor MP1; The lower terminal voltage V3 of the second electric capacity C3 is pulled upward to high level by metal-oxide-semiconductor MP3, opens metal-oxide-semiconductor MN1, approximate by time delay resistance Rd short circuit, now time delay Δ t ≈ 0;
When control end control signal becomes high level, voltage control delay circuit 5 can produce the very little burst pulse CLK1 of a duty ratio, and the duty ratio size of narrow spaces CLK1 is controlled by C1.Burst pulse CLK1 charges to the first electric capacity C2 through the unlatching of inverter controlling metal-oxide-semiconductor MP2, and controls metal-oxide-semiconductor MN2 and discharge to the second electric capacity C3.Charging interval Ts is by the duty ratio of narrow spaces CLK1, metal-oxide-semiconductor MP2, metal-oxide-semiconductor MN2, the first electric capacity C2, and the second electric capacity C3 determines.After charging interval Ts, voltage V2 the charging of notch cuttype ground can rise to Vcc gradually, and voltage V3 the electric discharge of notch cuttype ground can drop to low level gradually.Voltage V3 on voltage V2 on first electric capacity C2 and the second electric capacity C3 affects the size of the conducting resistance of corresponding metal-oxide-semiconductor MP1, MN1 respectively.Said process can make metal-oxide-semiconductor MN1, and the resistance that the conducting resistance of MP1 is in parallel with Rd increases gradually, and delay time Δ t also increases thereupon gradually thus.When final metal-oxide-semiconductor MN1, MP1 turn off, the size of time delay Δ t is only determined by time delay resistance Rd and delay capacitor Cd.
During start, control end control signal becomes high level from low level.Time delay Δ t is approximately zero when starting, and only has time delay Δ t after charging interval Ts just gradually to reach preset time T d.Therefore booting moment, pulse-width signal PWM1, the relative time delay between PWM2 is approximately zero.Owing to avoiding switching power tube at booting moment output difference sub-signal, thus inhibit the switching on and shutting down noise (POPand CLICK) of D-type audio power amplifier.Start is after certain hour time delay Δ t reaches preset time T d gradually, and pulse-width signal PWM1, has the time delay Δ t of preset time T d, thus reduce zero crossing distortion and the crosstalk noise of amplifier between PWM2.During shutdown, control end control signal becomes low level from high level, and time delay Δ t can become approximate zero very soon, thereby inhibiting the switching on and shutting down noise (POP andCLICK) of D-type audio power amplifier.
Owing to having set up voltage control delay circuit, this voltage control delay circuit has made to produce time delay between two of D-type audio power amplifier drive singal thus the zero crossing distortion and the crosstalk noise that reduce D-type audio power amplifier; This voltage control delay circuit makes two of D-type audio power amplifier drive singal time delays when switching on and shutting down be zero thus reduces switching on and shutting down noise (POP and CLICK) and the THD+N (total harmonic distortion plus noise) of D-type audio power amplifier.
In other embodiments, switch element also can control time delay Δ t by controlling delay capacitor Cd.
Embodiment 2:
As shown in Figure 6, the present embodiment is substantially identical with the circuit structure of embodiment 1, institute's difference is, the input input of voltage control delay circuit 5 is as the triangular wave with reference to ripple, the control end control input control signal of voltage control delay circuit 5, the output of voltage control delay circuit 5 exports time delay triangular wave, and time delay triangular wave is the triangular wave creating a time delay; Triangular wave inputs the inverting input of the first comparator 30, the inverting input of time delay square wave input second comparator 31; First output of integrator 20 is connected with the in-phase input end of the first comparator 30, and the second output of integrator 20 is connected with the in-phase input end of the second comparator 31;
Embodiment 3:
As shown in Figure 7, the present embodiment is substantially identical with the circuit structure of embodiment 1, institute's difference is, the input of voltage control delay circuit 5 is connected with the output of the first comparator 30, the control end control input control signal of voltage control delay circuit 5, the output of voltage control delay circuit 5 is connected with the input of the first driver 40; The output of the second comparator 31 is connected with the input of the second driver 41.
More than describe preferred embodiment of the present invention in detail.Should be appreciated that the ordinary skill of this area just design according to the present invention can make many modifications and variations without the need to creative work.Therefore, all technical staff in the art, all should by the determined protection range of claims under this invention's idea on the basis of existing technology by the available technical scheme of logical analysis, reasoning, or a limited experiment.
Claims (8)
1., for a D-type audio power amplifier for restraint speckle, at least comprise integrator, comparator, driver, power switch component, and feedback network, it is characterized in that: also comprise voltage control delay circuit, for the time delay of control signal;
The input of described voltage control delay circuit inputs as the square wave with reference to ripple, the control end input control signal of described voltage control delay circuit, and the output of described voltage control delay circuit exports time delay square wave, and described time delay square wave is the described square wave creating a time delay; First reference wave input of integrator described in described square wave input, the second reference wave input of integrator described in described time delay square wave input; First output of described integrator is connected with the in-phase input end of the first comparator, and the second output of described integrator is connected with the in-phase input end of the second comparator, the inverting input of described first comparator of reference voltage input, described second comparator;
Or the input input of described voltage control delay circuit is as the triangular wave with reference to ripple, the control end input control signal of described voltage control delay circuit, the output of described voltage control delay circuit exports time delay triangular wave, and described time delay triangular wave is the described triangular wave creating a time delay; The inverting input of described first comparator of described triangular wave input, the inverting input of described second comparator of described time delay triangular wave input; First output of described integrator is connected with the in-phase input end of the first comparator, and the second output of described integrator is connected with the in-phase input end of the second comparator;
Or the input of described voltage control delay circuit is connected with the output of described first comparator, the control end input control signal of described voltage control delay circuit, the output of described voltage control delay circuit is connected with the input of the first driver; The output of described second comparator is connected with the input of the second driver;
Described voltage control delay circuit comprises time delay resistance, delay capacitor, and when described D-type audio power amplifier work, the size of described time delay is relevant to described time delay resistance and described delay capacitor:
Δ t is described time delay, Rd is described time delay resistance, Cd is described delay capacitor; When described D-type audio power amplifier On/Off, the size of described time delay is approximately zero;
Described voltage control delay circuit also comprises the first switch element, and described first switch element is in parallel with described time delay resistance; When the control end of described voltage control delay circuit is low level, described first switch element is closed, and makes described time delay resistance short circuit; When the control end of described voltage control delay circuit is high level, described first switch element is opened, and described time delay resistance is opened a way.
2. the D-type audio power amplifier for restraint speckle according to claim 1, it is characterized in that: described voltage control delay circuit also comprises the first electric capacity, the first end of described first electric capacity is connected with the control end of described first switch element, and the second end of described first electric capacity is connected to ground; Described first electric capacity is for controlling the discharge and recharge time of the voltage of the control end of described first switch element.
3. the D-type audio power amplifier for restraint speckle according to claim 2, is characterized in that: described first switch element is metal-oxide-semiconductor.
4., for an acoustic signal processing method for the D-type audio power amplifier of restraint speckle, it is characterized in that:
A) in integrator input stage, or comparator input stage, or driver input stage connects a voltage control delay circuit, produces a time delay for making between the drive singal of the first power switch component and the drive singal of the second power switch component;
B) after described D-type audio power amplifier is opened, through a charging interval, described voltage control delay circuit makes to produce described time delay between the drive singal of the drive singal of described first power switch component and described second power switch component; Before described D-type audio power amplifier is closed, through a discharge time, described voltage control delay circuit makes the described time delay between the drive singal of the drive singal of described first power switch component and described second power switch component eliminate; When described D-type audio power amplifier On/Off, the size of described time delay is approximately zero.
5. the acoustic signal processing method of the D-type audio power amplifier for restraint speckle according to claim 4, is characterized in that: described voltage control delay circuit comprises time delay resistance, delay capacitor,
The size of described time delay is relevant to described time delay resistance and described delay capacitor:
Δ t is described time delay, Rd is described time delay resistance, Cd is described delay capacitor.
6. the acoustic signal processing method of the D-type audio power amplifier for restraint speckle according to claim 5, is characterized in that: described voltage control delay circuit also comprises the first switch element, and described first switch element is in parallel with described time delay resistance; When the control end of described voltage control delay circuit is low level, described first switch element is closed, and makes described time delay resistance short circuit; When the control end of described voltage control delay circuit is high level, described first switch element is opened, and described time delay resistance is opened a way.
7. the acoustic signal processing method of the D-type audio power amplifier for restraint speckle according to claim 6, it is characterized in that: described voltage control delay circuit also comprises the first electric capacity, the first end of described first electric capacity is connected with the control end of described first switch element, and the second end of described first electric capacity is connected to ground; Described first electric capacity is for controlling the discharge and recharge time of the voltage of the control end of described first switch element.
8. the acoustic signal processing method of the D-type audio power amplifier for restraint speckle according to claim 7, is characterized in that: described first switch element is metal-oxide-semiconductor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110142863.9A CN102811026B (en) | 2011-05-30 | 2011-05-30 | Class D audio power amplifier for noise suppression and audio signal processing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110142863.9A CN102811026B (en) | 2011-05-30 | 2011-05-30 | Class D audio power amplifier for noise suppression and audio signal processing method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102811026A CN102811026A (en) | 2012-12-05 |
| CN102811026B true CN102811026B (en) | 2015-04-22 |
Family
ID=47234628
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110142863.9A Active CN102811026B (en) | 2011-05-30 | 2011-05-30 | Class D audio power amplifier for noise suppression and audio signal processing method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102811026B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103199800A (en) * | 2013-03-20 | 2013-07-10 | 微动科技（杭州）有限公司 | Class D de-noising circuit |
| CN103490734B (en) * | 2013-07-26 | 2016-01-20 | 江苏科技大学 | A kind of device of offsetting resistive feedback power current amplifier input stage thermal noise |
| CN103346740B (en) * | 2013-07-29 | 2016-03-09 | 中国科学院微电子研究所 | For D-type audio power amplifier and the acoustic signal processing method thereof of restraint speckle |
| CN104467710B (en) * | 2013-09-12 | 2018-05-04 | 意法半导体研发(深圳)有限公司 | The method and circuit of POP noises are removed in audio frequency apparatus |
| CN104104343B (en) * | 2014-07-10 | 2017-09-29 | 矽力杰半导体技术(杭州)有限公司 | Triangular wave generation method and circuit applied to D audio frequency amplifier |
| CN105578354B (en) * | 2015-12-25 | 2018-12-25 | 山东海量信息技术研究院 | A kind of loudspeaker noise-reduction method based on platform of soaring |
| CN106131749B (en) * | 2016-08-01 | 2017-08-25 | 深圳市福智软件技术有限公司 | A kind of method for eliminating insertion audio frequency apparatus POP sound |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101150297A (en) * | 2006-09-18 | 2008-03-26 | 晶豪科技股份有限公司 | Half-wave impulse bandwidth modulation D audio amplifier |
| CN101345513A (en) * | 2007-07-11 | 2009-01-14 | 原景科技股份有限公司 | Switching audio power amplifier with de-noise function |
| CN101425781A (en) * | 2007-11-02 | 2009-05-06 | 鸿富锦精密工业（深圳）有限公司 | Audio power amplifying apparatus |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWM269646U (en) * | 2004-12-31 | 2005-07-01 | Princeton Technology Corp | Square wave modulation design for D-type sound signal amplifier |
-
2011
- 2011-05-30 CN CN201110142863.9A patent/CN102811026B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101150297A (en) * | 2006-09-18 | 2008-03-26 | 晶豪科技股份有限公司 | Half-wave impulse bandwidth modulation D audio amplifier |
| CN101345513A (en) * | 2007-07-11 | 2009-01-14 | 原景科技股份有限公司 | Switching audio power amplifier with de-noise function |
| CN101425781A (en) * | 2007-11-02 | 2009-05-06 | 鸿富锦精密工业（深圳）有限公司 | Audio power amplifying apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102811026A (en) | 2012-12-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102811026B (en) | Class D audio power amplifier for noise suppression and audio signal processing method thereof | |
| CN103346740B (en) | For D-type audio power amplifier and the acoustic signal processing method thereof of restraint speckle | |
| CN202068381U (en) | Level-D voice frequency power amplifier used for restraining noises | |
| US7348840B2 (en) | Feedback controller for PWM amplifier | |
| CN101465619B (en) | Method and apparatus for restraining D-genus power amplifier noise and D-genus power amplifier with noise suppression | |
| JP6046270B2 (en) | Programmable frequency range for boost converter clock | |
| EP3422568B1 (en) | Circuit | |
| US20100201443A1 (en) | Reduction of dead-time distortion in class d amplifiers | |
| CN104065353A (en) | Mute-starting class-D amplifier | |
| WO2004107565A1 (en) | Filterless class d amplifiers using spread spectrum pwm modulation | |
| CN103905006A (en) | D-type power amplifier chip with duty-ratio limit function and device of D-type power amplifier chip | |
| CN107070423B (en) | Method and apparatus for achieving high output signal swing for class D amplifiers | |
| CN101540587A (en) | Audio power amplifier and a pre-amplifier thereof | |
| CN109687853B (en) | Pulse width modulation circuit, corresponding apparatus and method | |
| CN107994877B (en) | Power tube driver of class-D audio amplifier with low radiation interference, high efficiency, high linearity and robustness | |
| JP4513832B2 (en) | Class D amplifier circuit | |
| US20140103897A1 (en) | Glitch suppression in dc-to-dc power conversion | |
| US8223991B2 (en) | Amplification circuit for driving a diffuser | |
| CN101729030B (en) | D class amplifier and control method thereof | |
| EP4007166B1 (en) | Pwm driving circuit and method | |
| US8265303B2 (en) | Circuits and methods for reducing pop noise in class D amplifiers | |
| US7388426B2 (en) | Control circuit and method for a switching amplifier | |
| US11750163B2 (en) | Deglitching circuit and method in a class-D amplifier | |
| CN105119574A (en) | D-type power amplification circuit with POP noise suppression | |
| CN102186130B (en) | A kind of slew rate control driving circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |