CN202008815U - Video converting module, mainboard and electronic equipment - Google Patents
Video converting module, mainboard and electronic equipment Download PDFInfo
- Publication number
- CN202008815U CN202008815U CN2011200890927U CN201120089092U CN202008815U CN 202008815 U CN202008815 U CN 202008815U CN 2011200890927 U CN2011200890927 U CN 2011200890927U CN 201120089092 U CN201120089092 U CN 201120089092U CN 202008815 U CN202008815 U CN 202008815U
- Authority
- CN
- China
- Prior art keywords
- conversion module
- video conversion
- vision signal
- speed interface
- electronic equipment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Television Systems (AREA)
Abstract
The utility model is applicable to the electronic technical field and provides a video converting module, a mainboard and electronic equipment. The video converting module comprises an input interface, at least one high-speed interface and a programmable logic control chip, wherein the input interface is used for receiving a first video signal, the high-speed interface is connected with a display, and the programmable logic control chip is used for converting the first video signal into a second video signal which is applicable to being transmitted by the high-speed interface. With the adoption of the video converting module, the first video signal is converted into the second video signal which is applicable to being transmitted by the high-speed interface by the programmable logic control chip, and the problem that the existing video converting module cannot be used for the high-speed interface is solved. In addition, the mainboard or the electronic equipment adopting the video converting module has good display effect.
Description
Technical field
The utility model belongs to electronic technology field, relates in particular to a kind of video conversion module, mainboard and electronic equipment.
Background technology
Existing video conversion module does not all reach good effect at aspects such as performance, integrated level, volume, power consumption, compatibility, particularly fails to satisfy the demand that various embedded main boards on the market are used for high-speed interface.
The utility model content
The purpose of the utility model embodiment is to provide a kind of video conversion module, is intended to solve the problem that existing video conversion module fails to be applicable to high-speed interface.
The utility model embodiment is achieved in that a kind of video conversion module, comprises the input interface that receives first vision signal;
At least one connects the high-speed interface of display; And
Described first vision signal is converted to the FPGA (Field Programmable Gate Array) control chip of second vision signal that is applicable to described high-speed interface transmission.
Another purpose of the utility model embodiment is to provide a kind of mainboard, and described mainboard adopts above-mentioned video conversion module.
Another purpose of the utility model embodiment is to provide a kind of electronic equipment, and described electronic equipment has above-mentioned video conversion module or mainboard.
The utility model embodiment is converted to second vision signal that is applicable to the high-speed interface transmission by the FPGA (Field Programmable Gate Array) control chip with first vision signal, solves the problem that existing video conversion module fails to be used for high-speed interface.In addition, adopt the display effect of the mainboard of this video conversion module or electronic equipment good.
Description of drawings
Fig. 1 is the schematic block circuit diagram of the video conversion module that provides of the utility model embodiment;
Fig. 2 is the inside theory diagram of the field programmable gate array chip that provides of the utility model embodiment.
Embodiment
In order to make the purpose of this utility model, technical scheme and advantage clearer,, the utility model is further elaborated below in conjunction with drawings and Examples.Should be appreciated that specific embodiment described herein only in order to explanation the utility model, and be not used in qualification the utility model.
The utility model embodiment is converted to second vision signal that is applicable to the high-speed interface transmission by the FPGA (Field Programmable Gate Array) control chip with first vision signal, solves the problem that existing video conversion module fails to be used for high-speed interface.
The video conversion module that the utility model embodiment provides comprises the input interface that receives first vision signal;
At least one connects the high-speed interface of display; And
Described first vision signal is converted to the FPGA (Field Programmable Gate Array) control chip of second vision signal that is applicable to described high-speed interface transmission.
The mainboard that the utility model embodiment provides adopts above-mentioned video conversion module.
The electronic equipment that the utility model embodiment provides has above-mentioned video conversion module or mainboard.
Below in conjunction with specific embodiment realization of the present utility model is described in detail description.
As shown in Figure 1, the video conversion module that provides of the utility model embodiment comprises the input interface 1 that receives first vision signal, the high-speed interface 2 that at least one connects display and the FPGA (Field Programmable Gate Array) control chip 3 that this first vision signal is converted to second vision signal that is applicable to these high-speed interface 2 transmission.Owing to adopt first vision signal of 3 pairs of inputs of FPGA (Field Programmable Gate Array) control chip to change, the second converted vision signal is applicable to high-speed interface 2 transmission, satisfies the demand that various embedded main boards on the market are used for high-speed interface.
Usually, FPGA (Field Programmable Gate Array) control chip 3 can be field programmable gate array (Field ProgrammableGate Array, FPGA) chip or CPLD (Complex Programmable LogicDevice, CPLD).The utility model embodiment adopts field programmable gate array chip as FPGA (Field Programmable Gate Array) control chip 3, by its hardware is programmed, has reduced the use discrete component, radiation and interference has been dropped to minimum, has improved the reliability of system.
Particularly, field programmable gate array chip comprises the buffer unit 31 that the view data of first vision signal is carried out buffer memory, produces the timing unit 32 of clock signal and according to the reading unit 33 of clock signal reads image data, as shown in Figure 2.
For example, this video conversion module receives the TTL vision signal that the time interval is not waited between each level, and this TTL vision signal is unwell to high-speed interface 3 transmission, at this it is defined as first vision signal.View data by 31 pairs of these TTL vision signals of buffer unit is carried out buffer memory.In addition, buffer unit 31 links to each other with the internal memory 34 of peripheral hardware, to enlarge memory space.
In the utility model embodiment, field programmable gate array chip inside makes timing unit 32 produce the required various clock signals of image transitions by hardware programming, reading unit 33 reads view data according to the clock signal that produces, output is applicable to second vision signal of above-mentioned high-speed interface 2 transmission, and this second vision signal is the TTL vision signal that equates in the time interval between each level.Hence one can see that, and timing unit 32 is for making the timing unit that the time interval between each level equates in second vision signal.
Except that field programmable gate array chip, this video conversion module also is provided with the peripheral chip 35 that TTL vision signal (i.e. first vision signal) is converted to the LVDS vision signal (second vision signal) that is applicable to high-speed interface 2 transmission, thereby make this video conversion module have stronger compatibility, support the TTL and the LVDS liquid crystal display of multiple manufacturer.
In addition, the size of this video conversion module is less, is no more than 74 * 40mm.With its secure fixation, vibration resistance is strong by four fixed orifices, and stability is high.
The utility model embodiment is converted to second vision signal that is applicable to the high-speed interface transmission by the FPGA (Field Programmable Gate Array) control chip with first vision signal, solves the problem that existing video conversion module fails to be used for high-speed interface.Simultaneously, this video conversion module also is provided with the peripheral chip that the TTL vision signal is converted to the LVDS vision signal that is applicable to the high-speed interface transmission, thereby makes this video conversion module have stronger compatibility, supports the TTL and the LVDS liquid crystal display of multiple manufacturer.In addition, the utility model embodiment adopts field programmable gate array chip as the FPGA (Field Programmable Gate Array) control chip, by its hardware is programmed, has reduced the use discrete component, radiation and interference has been dropped to minimum, has improved the reliability of system.
The above only is preferred embodiment of the present utility model; not in order to restriction the utility model; all any modifications of within spirit of the present utility model and principle, being done, be equal to and replace and improvement etc., all should be included within the protection domain of the present utility model.
Claims (10)
1. a video conversion module is characterized in that, described video conversion module comprises:
Receive the input interface of first vision signal;
At least one connects the high-speed interface of display; And
Described first vision signal is converted to the FPGA (Field Programmable Gate Array) control chip of second vision signal that is applicable to described high-speed interface transmission.
2. video conversion module as claimed in claim 1 is characterized in that, described FPGA (Field Programmable Gate Array) control chip is field programmable gate array chip or CPLD.
3. video conversion module as claimed in claim 2 is characterized in that described field programmable gate array chip comprises the buffer unit that the view data of described first vision signal is carried out buffer memory;
Produce the timing unit of clock signal; And
Read the reading unit of described view data according to described clock signal.
4. video conversion module as claimed in claim 3 is characterized in that, described timing unit is to make the timing unit that the time interval between each level equates in described second vision signal.
5. as each described video conversion module in the claim 1～4, it is characterized in that described high-speed interface is TTL high-speed interface or LVDS high-speed interface, described input interface is the input interface that is used to import the TTL vision signal.
6. video conversion module as claimed in claim 5 is characterized in that, described video conversion module also is provided with the peripheral chip that described TTL vision signal is converted to the LVDS vision signal that is applicable to described high-speed interface transmission.
7. video conversion module as claimed in claim 1 is characterized in that the size of described video conversion module is no more than 74 * 40mm.
8. a mainboard is characterized in that, described mainboard adopts as each described video conversion module in the claim 1～7.
9. an electronic equipment is characterized in that, described electronic equipment has as each described video conversion module in the claim 1～7.
10. an electronic equipment is characterized in that, described electronic equipment has mainboard as claimed in claim 8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011200890927U CN202008815U (en) | 2011-03-30 | 2011-03-30 | Video converting module, mainboard and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011200890927U CN202008815U (en) | 2011-03-30 | 2011-03-30 | Video converting module, mainboard and electronic equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202008815U true CN202008815U (en) | 2011-10-12 |
Family
ID=44750475
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011200890927U Expired - Lifetime CN202008815U (en) | 2011-03-30 | 2011-03-30 | Video converting module, mainboard and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202008815U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102520901A (en) * | 2011-12-21 | 2012-06-27 | Tcl集团股份有限公司 | Data acquisition and storage method, data acquisition and storage system and data acquisition and storage device for naked eye 3D (three-dimensional) display |
| CN102768633A (en) * | 2012-06-29 | 2012-11-07 | 浪潮电子信息产业股份有限公司 | Method for testing start and stop of server mainboard based on time series monitoring |
-
2011
- 2011-03-30 CN CN2011200890927U patent/CN202008815U/en not_active Expired - Lifetime
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102520901A (en) * | 2011-12-21 | 2012-06-27 | Tcl集团股份有限公司 | Data acquisition and storage method, data acquisition and storage system and data acquisition and storage device for naked eye 3D (three-dimensional) display |
| CN102520901B (en) * | 2011-12-21 | 2015-03-25 | Tcl集团股份有限公司 | Data acquisition and storage method, data acquisition and storage system and data acquisition and storage device for naked eye 3D (three-dimensional) display |
| CN102768633A (en) * | 2012-06-29 | 2012-11-07 | 浪潮电子信息产业股份有限公司 | Method for testing start and stop of server mainboard based on time series monitoring |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102981994A (en) | Redriver circuits with power saving modes | |
| CN105049781A (en) | Image processing system based on Field Programmable Gate Array (FPGA) | |
| US10922263B2 (en) | Serial communication device | |
| CN206272746U (en) | A kind of digital video display interface module based on FPGA | |
| CN107911104A (en) | Clock gating circuit | |
| CN201690355U (en) | External clock synchronous device of switching power supply | |
| CN202008815U (en) | Video converting module, mainboard and electronic equipment | |
| CN106776467B (en) | SPI FLASH control chip for command receiving system | |
| CN201773567U (en) | LVDS signal encoding circuit for display | |
| CN105281782B (en) | Universal serializer architecture | |
| CN103559110A (en) | Testing method and device of LVDS (low voltage differential signaling) interface of SOC (system on chip) | |
| CN202171888U (en) | One-chip microcomputer and CPLD collaborative design experimental system | |
| CN101783112B (en) | LVDS (Low Voltage Differential Signaling) signal acquisition device | |
| CN108510950A (en) | A kind of simplified sequence controller TCON signal processing methods and device | |
| CN201918981U (en) | Dual-phase harvard code bus signal coding-decoding circuit | |
| CN202815818U (en) | Notebook computer mainboard diagnosis card supporting four interfaces | |
| CN202617157U (en) | PCI express (PCIE) switched circuit | |
| CN201378316Y (en) | Universal input/output interface extension circuit and mobile terminal with same | |
| CN102881270A (en) | Panel image system controller and liquid crystal display device | |
| CN203071936U (en) | Data recording and playback device and system | |
| CN101101743B (en) | Low-voltage differential signal receiver | |
| CN104469375A (en) | FC-AV protocol processing circuit structure | |
| CN219979135U (en) | LCD display controller based on FPGA | |
| CN110765057A (en) | Port multiplexing system based on SPI communication | |
| CN204408567U (en) | A kind of digital video interchange box based on wireless technology |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of utility model: Video converting module, mainboard and electronic equipment Effective date of registration: 20140521 Granted publication date: 20111012 Pledgee: Shenzhen high tech investment and financing Company limited by guarantee Pledgor: SHENZHEN CONSYS SCIENCE TECHNOLOGY CO., LTD. Registration number: 2014990000386 |
|
| PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
| C56 | Change in the name or address of the patentee | ||
| CP03 | Change of name, title or address |
Address after: Five No. 7 aviation electronic engineering R & D building 518000 Guangdong province Shenzhen city Nanshan District Xili street high North Long Hill Road Patentee after: Shenzhen kserp Polytron Technologies Inc Address before: 518000, Shenzhen Province, Nanshan District hi tech Zone, North Road, No. seven, long road, South China aviation industry, building, building, floor, No., China Southern Airlines, China Southern Airlines building, building No. five Patentee before: SHENZHEN CONSYS SCIENCE TECHNOLOGY CO., LTD. |
|
| CX01 | Expiry of patent term |
Granted publication date: 20111012 |
|
| CX01 | Expiry of patent term |