CN201583939U - Debugging card device of serial peripheral interface - Google Patents
Debugging card device of serial peripheral interface Download PDFInfo
- Publication number
- CN201583939U CN201583939U CN2009202915565U CN200920291556U CN201583939U CN 201583939 U CN201583939 U CN 201583939U CN 2009202915565 U CN2009202915565 U CN 2009202915565U CN 200920291556 U CN200920291556 U CN 200920291556U CN 201583939 U CN201583939 U CN 201583939U
- Authority
- CN
- China
- Prior art keywords
- serial peripheral
- peripheral interface
- unit
- spi
- debug
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The utility model discloses a debugging card device of a serial peripheral interface (SPI), which is used for being connected with a main board provided with a serial peripheral interface bus. The debugging card device comprises a serial peripheral interface unit, a decoding unit and a display unit, wherein the serial peripheral interface unit is used for being connected with the serial peripheral interface bus of the main board and receiving a debugging signal output by the main board when in starting; the decoding unit is connected with the serial peripheral interface unit and used for receiving the debugging signal transmitted by the serial peripheral interface unit and decoding the debugging signal into a debugging code; and the display unit is connected with the decoding unit and used for receiving and displaying the debugging code.
Description
Technical field
The utility model relates to a kind of Serial Peripheral Interface (SPI) (Serial Peripheral Interface, SPI) Debug Card device is particularly about a kind of Serial Peripheral Interface (SPI) Debug Card device that utilizes Serial Peripheral Interface (SPI) to transmit a debug signal that mainboard starting produced.
Background technology
In the computer system power-on process, Basic Input or Output System (BIOS) (Basic Input OutputSystem at first, BIOS) can when computer system power-on, carry out a series of selftest (Power On SelfTest, POST), to guarantee that every device in the computer system enters in the operating system after errorless.Debug Card then is to be used for being plugged in the bus of motherboard of computer system, behind computer system starting, when carrying out selftest by Basic Input or Output System (BIOS) earlier, receive the various device to test command signals that Basic Input or Output System (BIOS) is sent, and show after these device to test command signals are deciphered, understand the error messages that Basic Input or Output System (BIOS) is produced for the user in the selftest process.
General Debug Card utilizes peripheral component interconnect (the PeripheralComponent Interconnect of computer system mostly at present, PCI), high speed peripheral component interconnect (Peripheral ComponentInterconnect Express, PCI-E) etc. bus interface plugs Debug Card, but pci bus is eliminated gradually, and in the industrial computer field, often need come the small size computer system of customized particular design according to client's demand, therefore need the generally Debug Card of the interface of use of a kind of computing machine more now of design institute.And Basic Input or Output System (BIOS) is when selftest, the display speed of device to test signal can be quite fast and display device only can show single message, thereby can't intactly present the Basic Input or Output System (BIOS) selftest message of whole computer system power-on.
Therefore, main category of the present utility model is to provide a kind of utilization Serial Peripheral Interface (SPI) (Serial Peripheral Interface of generally using of computing machine now, SPI) and the design a kind of Serial Peripheral Interface (SPI) Debug Card device, and provide the data transmission interface of selftest message that can complete output Basic Input or Output System (BIOS), to address the above problem.
The utility model content
The purpose of this utility model is to provide a kind of Serial Peripheral Interface (SPI) Debug Card device, the debug signal that the serial peripheral interface bus that utilizes computing machine now generally to use is produced when receiving a mainboard starting, except can and being shown in the display unit with this debug signal interpretation, this debug signal after the decoding can also be sent to an outer computer, the problem that is produced with at this mainboard starting the time is got rid of.
According to a preferred embodiment, Serial Peripheral Interface (SPI) of the present utility model (Serial PeripheralInterface, SPI) Debug Card device is used to connect a motherboard with a serial peripheral interface bus, comprises a serial Peripheral Interface unit, a decoding unit and a display unit.The debug signal that this Serial Peripheral Interface (SPI) unit is used for being connected with the serial peripheral bus of this motherboard and is exported when receiving above-mentioned mainboard starting; This decoding unit is connected with this Serial Peripheral Interface (SPI) unit, is used to receive this debug signal that is transmitted this Serial Peripheral Interface (SPI) unit and is decoded as one remove error code; And this display unit is connected with this decoding unit, is used for receiving and shows removing error code.
Serial Peripheral Interface (SPI) Debug Card device of the present utility model, also comprise a USB (universal serial bus) (Universal Serial Bus, USB) interface unit is connected with this decoding unit, and the error code of should removing that is used for this decoding unit is transmitted is transferred to an external computer device.
Useful technique effect of the present utility model is and to be shown in outside the display unit the debug signal interpretation, the debug signal after the decoding can also be sent to an outer computer, and the problem that is produced with at mainboard starting the time is got rid of.
About advantage of the present utility model and spiritual can being further understood by following embodiment detailed description and accompanying drawing.
Description of drawings
Fig. 1 is the Serial Peripheral Interface (SPI) Debug Card schematic representation of apparatus according to a preferred embodiment of the present utility model.
[main element description of symbols]
100 Serial Peripheral Interface (SPI) Debug Card devices
110 Serial Peripheral Interface (SPI) unit
120 decoding units
130 display units
140 USB (universal serial bus) unit
Embodiment
See also Fig. 1, Fig. 1 is the Serial Peripheral Interface (SPI) Debug Card schematic representation of apparatus according to a preferred embodiment of the present utility model.
Serial Peripheral Interface (SPI) of the present utility model (Serial Peripheral Interface, SPI) the Debug Card device 100, be used to connect a motherboard (not shown) with a serial peripheral interface bus, (Universal Serial Bus, USB) interface unit 140 to comprise a serial Peripheral Interface unit 110, a decoding unit 120, a display unit 130 and a USB (universal serial bus).This Serial Peripheral Interface (SPI) unit 110, a debug signal that is used for being connected and is exported when receiving this mainboard starting with the serial peripheral bus of this motherboard; This decoding unit 120 is connected with this Serial Peripheral Interface (SPI) unit 110, is used to receive this debug signal that is transmitted this Serial Peripheral Interface (SPI) unit 110 and is decoded as one remove error code; This display unit 130 is connected with this decoding unit 120, is used for receiving and shows removing error code; And this USB (universal serial bus) unit 140, be connected with this decoding unit 120, be used for the error code of should removing that this decoding unit 120 is transmitted is transferred to an external computer device (not shown).
At first, when this motherboard in the computing machine started the power supply start, the Basic Input or Output System (BIOS) program can be carried out the instruction of start selftest earlier, and produces the debug signal.Then, the debug signal can transmit via the serial peripheral interface bus on this motherboard, be connected with this serial peripheral interface bus by this Serial Peripheral Interface (SPI) unit 110 in this Serial Peripheral Interface (SPI) Debug Card device 100, and the debug signal is transferred to this decoding unit 120.After this decoding unit 120 receives the debug signal that is transmitted this Serial Peripheral Interface (SPI) unit 110, just can decipher and produce the debug signal except that error code.
Removing error code is the numeric character of debug signal after these decoding unit 120 decodings, be used to represent that basic input/output system is when starting the instruction of start selftest, to the peripheral cell test mode that is connected with this motherboard, for example the keyboard init state is tested in the 0C representative, AA represents whether Winchester disk drive has started and enter operating system, and on behalf of test display apparatus, D0, D1 then whether shows signal etc. is arranged.
120 pairs of debug signals of this decoding unit are deciphered and are produced except that after the error code, just can be sent to this display unit 130 with removing error code, and this display unit 130 receives that this decoding unit 120 transmitted remove error code after, just can demonstrate except that error code, to allow the user recognize the state of basic input/output system when starting the instruction of start selftest.
This decoding unit 120 is except will be except that error code is sent to this display unit 130, also will make this external computer device can intactly receive the state of basic input/output system when starting the instruction of start selftest except that in this external computer device that error code is sent to this USB (universal serial bus) unit 140 is connected by this USB (universal serial bus) unit 140.
By above preferred embodiment; can know more and describe feature of the present utility model and spirit; so it is not to be used to limit the utility model; any those skilled in the art; under the condition that does not break away from spirit and scope of the present utility model; when doing various changes and retouching, therefore protection domain of the present utility model should be as the criterion with defining of claims.
Claims (2)
1. Serial Peripheral Interface (SPI) Debug Card device is used to connect a motherboard with a serial peripheral interface bus, it is characterized in that this Serial Peripheral Interface (SPI) Debug Card device comprises:
One serial Peripheral Interface unit, a debug signal that is used for being connected and is exported when receiving above-mentioned mainboard starting with the serial peripheral bus of above-mentioned motherboard;
One decoding unit is connected with this Serial Peripheral Interface (SPI) unit, is used to receive this debug signal that is transmitted this Serial Peripheral Interface (SPI) unit and is decoded as one remove error code; And
One display unit is connected with this decoding unit, is used for receiving and shows removing error code.
2. Serial Peripheral Interface (SPI) Debug Card device as claimed in claim 1 is characterized in that, also comprises a USB (universal serial bus) unit, is connected with this decoding unit, and the error code of should removing that is used for this decoding unit is transmitted is transferred to an external computer device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009202915565U CN201583939U (en) | 2009-12-18 | 2009-12-18 | Debugging card device of serial peripheral interface |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009202915565U CN201583939U (en) | 2009-12-18 | 2009-12-18 | Debugging card device of serial peripheral interface |
Publications (1)
Publication Number | Publication Date |
---|---|
CN201583939U true CN201583939U (en) | 2010-09-15 |
Family
ID=42725947
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009202915565U Expired - Lifetime CN201583939U (en) | 2009-12-18 | 2009-12-18 | Debugging card device of serial peripheral interface |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN201583939U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104077203A (en) * | 2014-07-16 | 2014-10-01 | 合肥联宝信息技术有限公司 | Method and device for diagnosing computer hardware through USB interface |
CN104182309A (en) * | 2013-05-23 | 2014-12-03 | 英业达科技有限公司 | Debugging device and debugging method |
-
2009
- 2009-12-18 CN CN2009202915565U patent/CN201583939U/en not_active Expired - Lifetime
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104182309A (en) * | 2013-05-23 | 2014-12-03 | 英业达科技有限公司 | Debugging device and debugging method |
CN104077203A (en) * | 2014-07-16 | 2014-10-01 | 合肥联宝信息技术有限公司 | Method and device for diagnosing computer hardware through USB interface |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107656856B (en) | CPLD-based system state display method and device | |
US20150067223A1 (en) | Hot swappable memory motherboard | |
CN110968352A (en) | PCIE equipment resetting system and server system | |
CN201583939U (en) | Debugging card device of serial peripheral interface | |
EP2290554B1 (en) | Management of a configuration of a USB device | |
CN201159898Y (en) | U disk isolator | |
CN104063297A (en) | Method and device capable of diagnosing computer hardware through USB interfaces | |
CN104375916A (en) | Method and device for directly achieving computer hardware diagnosis through USB interface | |
CN104035844A (en) | Fault testing method and electronic device | |
CN106815088A (en) | server and its debugging method | |
CN111027103A (en) | Chip detection method and device based on register fuzzy configuration and storage equipment | |
CN102938034B (en) | Working method for conversion device | |
CN202433896U (en) | Serial port converter | |
CN201917913U (en) | Encryption integrated circuit (IC) module | |
CN101364197A (en) | Exterior starting-up self-testing device applying to computer system and computer system thereof | |
CN209132692U (en) | Safe master control borad based on 421 processor of Shen prestige and Shen Wei ICH nest plate | |
US20120185616A1 (en) | USB Version Recognition Device | |
CN102866755A (en) | Power-on reset device for integrated test system | |
CN202711239U (en) | Computer system | |
CN101276303B (en) | Computer diagnostic method and system | |
CN102221650B (en) | Testing module for adapter element | |
CN207319128U (en) | A kind of mainboard and computer equipment | |
CN101989219B (en) | Hardware fault detection debugging code information output method, device and system | |
CN104122820A (en) | Sensor interface chip and sensor signal detection system | |
CN104572423A (en) | Debugging system and debugging device and method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term |
Granted publication date: 20100915 |
|
CX01 | Expiry of patent term |