CN201440266U - Integrative PCL bus host computer sharing device - Google Patents

Integrative PCL bus host computer sharing device Download PDF

Info

Publication number
CN201440266U
CN201440266U CN2009201107496U CN200920110749U CN201440266U CN 201440266 U CN201440266 U CN 201440266U CN 2009201107496 U CN2009201107496 U CN 2009201107496U CN 200920110749 U CN200920110749 U CN 200920110749U CN 201440266 U CN201440266 U CN 201440266U
Authority
CN
China
Prior art keywords
pci
equipment
card reader
main control
programmable logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN2009201107496U
Other languages
Chinese (zh)
Inventor
甘景全
宋晓林
张平
洪岩
王永志
李万杰
王招凯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Aisino Corp
Original Assignee
Aisino Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aisino Corp filed Critical Aisino Corp
Priority to CN2009201107496U priority Critical patent/CN201440266U/en
Application granted granted Critical
Publication of CN201440266U publication Critical patent/CN201440266U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Abstract

The utility model relates to an integrative PCL bus host computer sharing device which is composed of a main control module and a back plate module; the main control module is provided with a main control chip which is internally integrated with PCL main equipment which is provided with a PCL bus interface; the back plate module comprises a programmable logic device, a PCI bus and a plurality of PCI slots; the PCL main equipment is connected with the PCI bus which is connected with the PCI slots, and PCI equipment is arranged in the PCI slots in parallel; the programmable logic device is respectively connected with all the PCI slots for controlling power supplying and data communication of the PCI equipment; the programmable logic device is connected with a general purpose input/output pin of the main control chip for receiving the control signal of the main control chip, the main control chip and the PCI equipment, used as the master equipment and slave equipment of the PCL bus respectively, can be directly connected to the PCL bus for direct communication. The back plate module is provided with a plurality of PCI expansion bridges for managing the PCI equipment in a grouping way.

Description

Integrated pci bus main frame sharing means
Technical field
The utility model relates to a kind of main frame sharing means, specifically, is a kind of main frame sharing means based on pci bus.
Background technology
In existing automatic measurement, Industry Control or the image display system, need tens even tens function devices of a main control system control.Pci bus can be expanded easily, provides a plurality of PCI slots, widespread use in this type systematic.Thereby solved the problem of many PCI coexistence in same system, made the shared main control system of many PCI equipment.
But the main control chip that adopts in the existing main frame sharing means based on pci bus does not have pci interface, needs to use pci bridge chip to transfer, and the data signal format of main control chip is converted to the PCI form, signal is sent on the corresponding PCI slot again.
The technology drawback that existing main frame sharing means exists is embodied in: use pci bridge chip to carry out data-switching, system works efficient is reduced; When pci bridge chip and PCI devices communicating are unusual, easy obliterated data of system or deadlock; When the PCI number of devices that need control when main frame is big,, need add chip for driving again, thereby increase signal lag, need to reduce the frequency of clock signal, data processing speed is reduced because the driving power of pci bridge chip is not enough.
Summary of the invention
The purpose of this utility model is, solves existing main frame sharing means main control chip and does not have pci interface, need carry out data-switching by other chips, ineffective technical matters.
For achieving the above object, the utility model provides a kind of integrated pci bus main frame sharing means, and described main frame sharing means is made of main control module and rear panel module;
Described main control module has main control chip, and inner integrated PCI main equipment has pci bus interface;
Described rear panel module comprises programmable logic device (PLD), first pci bus, a plurality of PCI slot;
Described PCI main equipment is connected with first pci bus, and described first pci bus is connected with the PCI slot, and PCI equipment places in the PCI slot that is set up in parallel;
Described programmable logic device (PLD) is connected with each PCI slot respectively, controls the power supply and the data path of each PCI equipment;
Described programmable logic device (PLD) connects the general input and output pin of described main control chip, receives the control signal of described main control chip.
The utility model also provides a kind of integrated pci bus main frame sharing means, and described main frame sharing means is made of main control module and rear panel module;
Described main control module has main control chip, and inner integrated PCI main equipment has pci bus interface;
Described rear panel module comprises second pci bus and at least one module group;
Described module group is expanded bridge, programmable logic device (PLD), the 3rd pci bus and a plurality of PCI slot by PCI and is constituted;
Described PCI expansion bridge joins by described second pci bus and described PCI main equipment;
Described PCI expansion bridge is connected with the PCI slot by described the 3rd pci bus, and PCI equipment places in the PCI slot that is set up in parallel;
Described programmable logic device (PLD) is connected with each PCI slot respectively, controls the power supply and the data path of each PCI equipment;
Described programmable logic device (PLD) is connected with the general input and output pin of described PCI expansion bridge.
The beneficial effects of the utility model are, the one, main control chip and PCI equipment directly insert pci bus, respectively as the main equipment and the slave unit of pci bus, direct communication, with main control equipment, the PCI equipment complete pci bus mode of operation that has been fundamental construction with the backboard, conversion is redundant, need not chip for driving, need not to reduce clock frequency, signal communication efficient height, working stability; The 2nd, according to the characteristics of pci bus PCI device packets driven management, abandon the mode of one group of all PCI equipment of chip for driving driven management, efficient stable with big quantity.
Description of drawings
Fig. 1 is the structural representation of the integrated pci bus main frame of utility model sharing means first embodiment;
Fig. 2 is the synoptic diagram that first embodiment is applied to tax-supervise system main frame sharing means;
Fig. 3 is the second embodiment dorsulum modular structure synoptic diagram;
Fig. 4 is the synoptic diagram that second embodiment is applied to tax-supervise system main frame sharing means;
Fig. 5 is the 3rd embodiment dorsulum modular structure synoptic diagram;
Fig. 6 is the synoptic diagram that the 3rd embodiment is applied to tax-supervise system main frame sharing means.
Description of reference numerals:
1-main frame sharing means; The 10-main control module; The 11-main control chip; The 111-kernel; The 112-PCI main equipment; The 12-Switching Power Supply; The 13-external communication interface; 14-flash memory chip (FLASH); 141-starts flash memory chip (BOOT FLASH); 142-application program flash memory storage chip (application program FLASH); The 20-rear panel module; The 200-first module group; 200 '-the second module group; 21-PCI expands bridge; The 22-programmable logic device (PLD); The 23-PCI bus; The 24-PCI slot; The 25-tax-card; The 26-card reader interface; 27-card reader switch; 21 '-PCI expands bridge; 22 '-programmable logic device (PLD); 23 '-pci bus; 24 '-PCI slot; 25 '-tax-card; 26 '-card reader interface; 27 '-card reader switch; The 29-PCI bus; The 30-reader device.
Embodiment
Below in conjunction with specific embodiments and the drawings structure of the present utility model and characteristics are described.
As shown in Figure 1, be the structural drawing of the integrated pci bus main frame of the utility model sharing means 1.This device comprises main control module 10 and rear panel module 20.Main control module 10 is connected with rear panel module 20.
Main control module 10 comprises main control chip 11, Switching Power Supply 12, external communication interface 13, flash memory chip (FLASH) 14 and synchronous dynamic random storage unit (SDRAM) 15.
Main control chip 11 adopts AMCC 405EP, its inner integrated POWER PC kernel 111 and PCI main equipment 112.Main control chip 11 integrated pci bus interfaces are operated in the PCI holotype, are connected on the pci bus 23 of rear panel module 20, and all communications on the pci bus 23 are initiated by the PCI main equipment 112 of main control chip.
External communication interface 13 is USB interface, Ethernet interface or serial line interface.Outer computer is by external communication interface 13 control and operating host sharing means 1.
Flash memory chip (FLASH) 14 comprises startup flash memory chip (BOOT FLASH) 141 and application program flash memory storage chip (application program FLASH) 142.Wherein, start flash memory chip (BOOTFLASH) 141 and adopt AM29LV160, capacity is 2MB, is used to store Boot Loader.Application program flash memory storage chip (application program FLASH) 142 adopts two S29GL128N90 32MB altogether, is used for deposit operation system and application program.
Synchronous dynamic random storage unit (SDRAM) 15 adopts 4 MT48LC16M16 monolithics, and capacity is 128MB altogether, is used for system's ephemeral data in service and deposits.
The external bus of flash memory chip (FLASH) 14, synchronous dynamic random storage unit (SDRAM) 15 and main control chip 11 is connected.
Rear panel module 20 is the circuit backboard of accord with PCI standard.
The structure of the first embodiment dorsulum module 20 as shown in Figure 1.In the present embodiment, rear panel module 20 comprises programmable logic device (PLD) (CPLD) 22, pci bus 23 and PCI slot 24.
Pci bus 23 is connected with PCI main equipment 112, and is connected with a plurality of PCI slots 24.PCI equipment places in the PCI slot 24 that is set up in parallel, and links to each other with PCI main equipment 112 by pci bus 23.Programmable logic device (PLD) (CPLD) 22 is connected with each PCI slot 24 respectively, controls the power supply and the data path of each PCI equipment.Programmable logic device (PLD) (CPLD) 22 connects the general input and output pin (GPIO) of main control chip 11, receives the control signal of main control chip 11.According to the corresponding PCI slot 24 of PCI device numbering gating in the input signal, so that PCI equipment can be communicated by letter with PCI main equipment 112.
When using, the PCI main equipment can be the expansion card of video card, sound card, network interface card, built-in Modem, built-in adsl Modem, USB2.0 card, IEEE1394 card, ide interface card, RAID card, TV card, video frequency collection card or other kinds.
Typically, can be applicable to be illustrated in figure 2 as the structural drawing of rear panel module 20 in the main frame sharing means of tax-supervise system.Rear panel module 20 further comprises card reader interface 26 and card reader switch 27.During use, tax-card 25 is inserted in the PCI slot 24, and rear panel module 20 is connected with external read card device 30.In the external read card device 30 card reader is set.
Pci bus 23 is connected with a plurality of PCI slots 24.Tax-card 25 places in the PCI slot 24 that is set up in parallel, and links to each other with PCI main equipment 112 by pci bus 23.
Card reader interface 26 is the DB9 interface, is set up in parallel in PCI slot 24 1 sides.Each card reader interface 26 corresponding card reader switch 27, card reader interface 26 is connected in series with corresponding card reader switch 27.Card reader interface 26 is parallel to together with after card reader switch 27 is connected, and is connected with external read card device 30 again.
Programmable logic device (PLD) (CPLD) 22 is electrically connected with each PCI slot 24 and card reader switch 27 respectively.Control the power supply of each PCI equipment and card reader and the switch of data path.
Programmable logic device (PLD) (CPLD) 22 connects the general input and output pin (GPIO) of main control chip 11, receives the control signal of main control chip 11.According to PCI equipment and card reader interface numbering in the input signal, gating the corresponding interface, so that PCI equipment can be communicated by letter with PCI main equipment 112, card reader interface 26 can connect logical external read card device 30.
First embodiment is applicable to the situation that the PCI number of devices is less, utilize PCI main equipment 112 inner integrated in the main control chip 11, with main control chip 11, the PCI equipment complete pci bus mode of operation that has been fundamental construction with the backboard, conversion is not redundant, need not chip for driving, need not to reduce clock frequency, signal communication efficient height, working stability.
Figure 3 shows that the structural drawing of the second embodiment dorsulum module 20.In the present embodiment, rear panel module 20 comprises the first module group 200.The first module group 200 is made up of PCI expansion bridge 21, programmable logic device (PLD) (CPLD) 22, pci bus 23 and PCI slot 24.
Rear panel module 20 is provided with pci bus 29.PCI expansion bridge 21 is connected with PCI main equipment 112 by pci bus 29, and is connected with a plurality of PCI slots 24 by pci bus 23.In the present embodiment, PCI expansion bridge 21 is PI7C8150A, and each PI7C8150A can be connected with a plurality of PCI slots 24 by pci bus 23.PCI equipment places in the PCI slot 24 that is set up in parallel, and PI7C8150A links to each other with PCI main equipment 112 by PCI expansion bridge.
Programmable logic device (PLD) (CPLD) 22 connects the general input and output pin of PCI expansion bridge 21, and is connected with each PCI slot 24 respectively.Main control chip 11 signals to programmable logic device (PLD) (CPLD) 32 by the general input and output pin (GPIO) in the PCI expansion bridge 31, controls each PCI power devices and data path.Programmable logic device (PLD) (CPLD) 22 is according to PCI device numbering in the input signal, and gating or close the corresponding interface is so that PCI equipment can be communicated by letter with PCI main equipment 112.
Figure 4 shows that when second embodiment is applied in the tax-supervise system main frame sharing means structural drawing of rear panel module 20.The first module group 200 further comprises card reader interface 26 and card reader switch 27.During use, tax-card 25 is inserted in the PCI slot 24, and rear panel module 30 is connected with external read card device 30.In the external read card device 30 card reader is set.
Identical among the connected mode of card reader interface 26 and card reader switch 27 and other element and first embodiment.The difference of the present embodiment and first embodiment is that programmable logic device (PLD) (CPLD) 22 connects the general input and output pin (GPIO) of PCI expansion bridge 21, receives the control signal of main control chip 11.According to PCI equipment and card reader interface numbering in the input signal, gating the corresponding interface, so that PCI equipment can be communicated by letter with PCI main equipment 112, card reader interface 26 can connect logical external read card device 30.
Figure 5 shows that the structural drawing of the 3rd embodiment dorsulum module 20.In the present embodiment, rear panel module 20 comprises the first module group 200 and the second module group 200 '.The second module group 200 ' is made up of PCI expansion bridge 21 ', programmable logic device (PLD) (CPLD) 22 ', pci bus 23 ' and PCI slot 24 '.The structure of the second module group 200 ' is identical with the first module group 200.The PCI expansion bridge 21 ' of the second module group 200 ' is communicated by letter with PCI main equipment 112 by pci bus 29.By expanding the second module group 200 ', can increase the quantity of PCI equipment.When using, can also be in range expansion three module group, the four module group of PCI standard permission ..., the quantity of expansion module group can not limit protection domain of the present utility model.
Figure 6 shows that when the 3rd embodiment is applied in the tax-supervise system main frame sharing means structural drawing of rear panel module 20.Card reader interface 26 ' in the second module group 200 ' is parallel to together with after card reader switch 27 ' is connected, and is connected with external read card device 30.The working method of the second module group 200 ' is identical with the first module group 200 among second embodiment.
The second and the 3rd embodiment is applicable to the situation that the PCI number of devices is more, when the second and the 3rd embodiment shares a main frame at a fairly large number of PCI equipment, according to the characteristics of pci bus PCI device packets driven management with big quantity, thereby made up communication bus efficiently, avoid the time-consuming of conversion of signals and distortion, build the management devices of big quantity PCI equipment, efficient stable according to PCI STD bus structure.
More than be illustrative to description of the present utility model; and it is nonrestrictive; those skilled in the art is understood, and can carry out many modifications, variation or equivalence to it within spirit that claim limits and scope, but they will fall in the protection domain of the present utility model all.

Claims (4)

1. an integrated pci bus main frame sharing means is characterized in that described main frame sharing means is made of main control module and rear panel module;
Described main control module has main control chip, and inner integrated PCI main equipment has pci bus interface;
Described rear panel module comprises programmable logic device (PLD), first pci bus, a plurality of PCI slot;
Described PCI main equipment is connected with first pci bus, and described first pci bus is connected with the PCI slot, and PCI equipment places in the PCI slot that is set up in parallel;
Described programmable logic device (PLD) is connected with each PCI slot respectively, controls the power supply and the data path of each PCI equipment;
Described programmable logic device (PLD) connects the general input and output pin of described main control chip, receives the control signal of described main control chip.
2. main frame sharing means as claimed in claim 1 is characterized in that, described rear panel module further comprises a plurality of card reader interfaces and a plurality of card reader switch;
The corresponding card reader switch of each card reader interface after card reader interface and corresponding card reader switch are connected in series, is parallel to together, is connected with the external read card device;
Described programmable logic device (PLD) is connected with each card reader switch respectively.
3. an integrated pci bus main frame sharing means is characterized in that described main frame sharing means is made of main control module and rear panel module;
Described main control module has main control chip, and inner integrated PCI main equipment has pci bus interface;
Described rear panel module comprises second pci bus and at least one module group;
Described module group is expanded bridge, programmable logic device (PLD), the 3rd pci bus and a plurality of PCI slot by PCI and is constituted;
Described PCI expansion bridge joins by described second pci bus and described PCI main equipment;
Described PCI expansion bridge is connected with the PCI slot by described the 3rd pci bus, and PCI equipment places in the PCI slot that is set up in parallel;
Described programmable logic device (PLD) is connected with each PCI slot respectively, controls the power supply and the data path of each PCI equipment;
Described programmable logic device (PLD) is connected with the general input and output pin of described PCI expansion bridge.
4. main frame sharing means as claimed in claim 3 is characterized in that, described module group further comprises a plurality of card reader interfaces and a plurality of card reader switch;
The corresponding card reader switch of described each card reader interface after card reader interface and corresponding card reader switch are connected in series, is parallel to together, is connected with the external read card device;
Described programmable logic device (PLD) is connected with each card reader switch respectively.
CN2009201107496U 2009-08-07 2009-08-07 Integrative PCL bus host computer sharing device Expired - Lifetime CN201440266U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009201107496U CN201440266U (en) 2009-08-07 2009-08-07 Integrative PCL bus host computer sharing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009201107496U CN201440266U (en) 2009-08-07 2009-08-07 Integrative PCL bus host computer sharing device

Publications (1)

Publication Number Publication Date
CN201440266U true CN201440266U (en) 2010-04-21

Family

ID=42544929

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009201107496U Expired - Lifetime CN201440266U (en) 2009-08-07 2009-08-07 Integrative PCL bus host computer sharing device

Country Status (1)

Country Link
CN (1) CN201440266U (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103336753A (en) * 2013-07-11 2013-10-02 中国航天科工集团第二研究院七〇六所 Dynamic migration system based on PCI bus
CN108664436A (en) * 2017-03-28 2018-10-16 上海山里智能科技有限公司 A kind of integrated computing system
CN110635980A (en) * 2018-06-21 2019-12-31 深圳市中航比特通讯技术有限公司 Controlled shared bus and method
CN112816810A (en) * 2020-12-28 2021-05-18 国网北京市电力公司 Data acquisition device and data acquisition method

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103336753A (en) * 2013-07-11 2013-10-02 中国航天科工集团第二研究院七〇六所 Dynamic migration system based on PCI bus
CN108664436A (en) * 2017-03-28 2018-10-16 上海山里智能科技有限公司 A kind of integrated computing system
CN113721729A (en) * 2017-03-28 2021-11-30 上海山里智能科技有限公司 Integrated computing system
CN113721725A (en) * 2017-03-28 2021-11-30 上海山里智能科技有限公司 Integrated computing system
CN113760814A (en) * 2017-03-28 2021-12-07 上海山里智能科技有限公司 Integrated computing system
CN113760817A (en) * 2017-03-28 2021-12-07 上海山里智能科技有限公司 Integrated computing system
CN110635980A (en) * 2018-06-21 2019-12-31 深圳市中航比特通讯技术有限公司 Controlled shared bus and method
CN112816810A (en) * 2020-12-28 2021-05-18 国网北京市电力公司 Data acquisition device and data acquisition method

Similar Documents

Publication Publication Date Title
CN101477504B (en) System and method for transmission of data
CN105335327A (en) Reconfigurable/dual redundancy VPX3U signal processing carrier board based on Soc
CN101588175B (en) FPGA array processing board
CN101599004B (en) SATA controller based on FPGA
CN104021107A (en) Design method for system supporting non-volatile memory express peripheral component interface express solid state disc (NVMe PCIE SSD)
CN201440266U (en) Integrative PCL bus host computer sharing device
CN101581964B (en) Computer system and peripheral equipment drive method
CN101436171B (en) Modular communication control system
CN201429841Y (en) FPGA array processing plate
CN103049052A (en) Modularized remote terminal unit (RTU) and rapid customization method thereof
CN102012879A (en) High-capacity data acquisition device and data transmission method thereof
CN104484303A (en) 1553B node circuit based on SoC (system on a chip) chip
CN101969378A (en) Switchboard based extensible DSPEED-DSP (Digital Signal Processor)_Q6474 signal processing board
CN110968352A (en) PCIE equipment resetting system and server system
CN201876872U (en) Large-volume data acquisition device
CN105550131A (en) Finite-state machine and ARINC659 bus based interface data processing system and method
CN102693203A (en) Embedded USB (universal serial bus) host
CN104460857A (en) Peripheral component interconnect-express card and method and device for using same
CN203720584U (en) Mini-size COM Express processor module based on ARM processor
KR20080000559A (en) Low-power solid state storage controller for cell phones and other portable appliances
CN101594719B (en) Offline control device
CN216772401U (en) Main equipment main control function implementation system
CN213122967U (en) RS485 signal sharing device
CN105630400A (en) High-speed massive data storage system
CN210691255U (en) Synchronous awakening device

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20100421