CN1949065A - Liquid crystal displaying panel - Google Patents
Liquid crystal displaying panel Download PDFInfo
- Publication number
- CN1949065A CN1949065A CN 200610131791 CN200610131791A CN1949065A CN 1949065 A CN1949065 A CN 1949065A CN 200610131791 CN200610131791 CN 200610131791 CN 200610131791 A CN200610131791 A CN 200610131791A CN 1949065 A CN1949065 A CN 1949065A
- Authority
- CN
- China
- Prior art keywords
- line
- many
- layer
- viewing area
- display panels
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The invention discloses liquid crystal display panel. It includes active device array base plate, the second base plate, frame glue, and liquid crystal layer. The active device array base plate has display area and its perimeter circuit area, includes the first base plate, pixel, signal line, floating line, and line sharing layer. The signal line and the pixel are electrical property connected. The floating line is set at the fan-out area of the perimeter circuit area each which is aimed at one signal line. The line sharing layer is set out of the fan-out area of which thickness is the same as the whole of the aligned floating line and the signal line. The frame glue is covered over the floating line, part of signal line and line sharing layer around the display area.
Description
Technical field
The present invention is about a kind of display panels (liquid crystal display panel), and particularly about a kind of display panels that prevents to show inhomogeneous (mura).
Background technology
(cathode ray tube has been since the black and white television set invention of mode of operation CRT), and display technique is just with the continuous evolution of very fast speed with cathode-ray tube (CRT) since first.Yet, since this kind with the display of cathode-ray tube (CRT) pattern work have that volume is big, shortcoming such as Heavy Weight, radiant quantity height and image quality are relatively poor, the therefore just continuous plane display technique that makes new advances of exploitation.In these plane display techniques, compact to have again, power saving, radiationless, full-color and LCD (liquid crystaldisplay, LCD) the most skillful and universalness of technology of advantage such as be convenient for carrying.Such as mobile phone, language translation machine, digital camera, digital camera, PDA(Personal Digital Assistant), notebook computer even the desktop display its range of application is all arranged.
Generally speaking, LCD is to adjust the transmittance (transmittance) of the liquid crystal cells (liquid crystal cell) of display panels according to signal of video signal, to manifest image.Display panels is made of thin-film transistor array base-plate (TFT array substrate), colored optical filtering substrates (colorfilter substrate), liquid crystal layer and frame glue.At least dispose a plurality of pixels (pixel), various signal wire (signalline) on the thin-film transistor array base-plate and share line layer (common circuit layer).Frame glue is disposed between two substrates, with signal wire and the shared line layer around liquid crystal layer and cover part.
For the impedance (resistance) that reduces signal wire or shared line layer, signal wire or shared line layer can comprise the metallic diaphragm (layer) of two-layer mutual electrical connection sometimes, and only comprise one deck rete sometimes.When signal wire comprises the layer of metal rete, and when sharing line layer and comprising the double layer of metal rete, the thickness of signal wire will be different from the thickness of sharing line layer.Because signal wire has different thickness respectively with shared line layer, thus the frame glue uneven thickness of zones of different can be caused, and then cause different unit interval (cell gap).In this case, demonstration inhomogeneous (curtain mura) phenomenon of curtain shape will take place on every side in the viewing area of display panels (display area).Otherwise when signal wire comprises the double layer of metal rete, and when sharing line layer and only comprising the layer of metal rete, similar problem also can take place.
As mentioned above, signal wire or shared line layer can comprise the metallic diaphragm of two-layer mutual electrical connection, and the conductor material of two metallic diaphragms can be electrically connected mutually by contact hole structures such as (contact window).But, (electrostatic discharge ESD) can occur in the position at these contact hole places usually, so the deviser of display panels must manage to improve the structure of signal wire to the static discharge phenomenon.
Summary of the invention
An object of the present invention is to provide a kind of display panels, improving the demonstration non-uniform phenomenon of curtain shape, and prevent signal wire generation static discharge.
For reaching above-mentioned or other purpose, the present invention proposes a kind of display panels, it comprises active-device array basal plate, second substrate, frame glue and liquid crystal layer.Active-device array basal plate have the viewing area with around the perimeter circuit district (peripheral area) of viewing area, wherein active-device array basal plate comprises first substrate, a plurality of pixel, many signal line, the many lines of floating (floating line) and shares line layer.Pixel is arranged in array (array) on first substrate, and is positioned at the viewing area.Signal wire and these pixels electrically connect, and wherein signal wire extends to a plurality of fanout areas (fan-outarea) in perimeter circuit district from the viewing area.The line of floating is disposed at fanout area, and wherein each line of floating is aimed at (align) respectively in a signal line wherein.Shared line layer is positioned at the perimeter circuit district beyond the fanout area, and the gross thickness of float line and the signal wire that wherein is aligned with each other is identical with the thickness of shared line layer.Second substrate is disposed at the active-device array basal plate top.Frame glue is engaged between the active-device array basal plate and second substrate, and its center glue covers the line of floating around the viewing area, the subregion of signal wire and the subregion of shared line layer.Liquid crystal layer is disposed between the active-device array basal plate and second substrate, and is positioned at frame glue.
In one embodiment of this invention, above-mentioned fanout area scatters (scatter) in the perimeter circuit district and be positioned at around the viewing area, and all disposes part between adjacent per two fanout areas and share line layer.
In one embodiment of this invention, above-mentioned fanout area comprises a plurality of sweep trace fanout areas and a plurality of data line fanout area, and signal wire comprises many sweep trace and many data lines that extend to the data line fanout area from the viewing area that extend to the sweep trace fanout area from the viewing area.
In one embodiment of this invention, on adjacent two sides that above-mentioned sweep trace fanout area and data line fanout area lay respectively at the viewing area.
In one embodiment of this invention, above-mentioned part is floated line between sweep trace and frame glue, and other floats line between the data line and first substrate.
In one embodiment of this invention, float line and data line of the part that is positioned at the sweep trace fanout area belongs to same rete, and line and sweep trace belong to same rete and the part that is positioned at the data line fanout area is floated.
In one embodiment of this invention, above-mentioned shared line layer comprises first and second line layer.First line layer and sweep trace belong to same rete, and second line layer electrically connects with first line layer of part, and second line layer and data line belong to same rete.
In one embodiment of this invention, above-mentionedly float line between signal wire and frame glue.
In one embodiment of this invention, above-mentionedly float line between the signal wire and first substrate.
In one embodiment of this invention, above-mentioned active-device array basal plate also comprises a layer insulating, and it is disposed at signal wire and floats between the line.
In one embodiment of this invention, above-mentioned active-device array basal plate also comprises layer protective layer (passivation layer), and it is covered in signal wire and floats online.
Because the gross thickness of float line and the signal wire that are aligned with each other is identical with the thickness of shared line layer, therefore display panels of the present invention can be avoided the demonstration non-uniform phenomenon of curtain shape.In addition, the line of floating can not see through contact hole and signal wire electrically connects, and has therefore got rid of the structure of easy generation static discharge phenomenon, and these characteristics of the present invention can avoid the static discharge phenomenon to occur in the ad-hoc location of signal wire.
For above and other objects of the present invention, feature and advantage can be become apparent, an embodiment cited below particularly, and cooperate appended graphicly, be described in detail below.
Description of drawings
Fig. 1 is the vertical view of the display panels of one embodiment of the invention.
Fig. 2 is the enlarged drawing of the sign region R of Fig. 1.
Fig. 3 is along the profile line I-I of Fig. 2 or the sectional view of II-II.
Fig. 4 is the enlarged drawing of the pixel of Fig. 2.
Fig. 5 is the sectional view along the profile line IV-IV of Fig. 4.
Fig. 6 is the sectional view along the profile line V-V of Fig. 2.
Fig. 7 is the sectional view along the profile line VI-VI of Fig. 2.
Fig. 8 is the sectional view along the profile line VII-VII of Fig. 2.
[primary clustering symbol description]
10: 100: the first substrates of active-device array basal plate
110: pixel 120: signal wire
122: sweep trace 124: data line
130: share line layer 140: the line of floating
132: contact hole 150: insulation course
154: semiconductor layer 156: ohmic contact layer
160: pixel electrode 170: protective seam
300: frame glue 400: liquid crystal layer
Cst: storage capacitors Clc: liquid crystal capacitance
D: viewing area F: fanout area
Fd: data line fanout area Fs: sweep trace fanout area
M1: the first line layer M2: second line layer
P: periphery circuit region
I-I, II-II, III-III, IV-IV, V-V, VI-VI, VII-VII: profile line
Embodiment
Fig. 1 is the vertical view of the display panels of one embodiment of the invention; Fig. 2 is the enlarged drawing of the sign region R of Fig. 1; Fig. 3 is along the profile line I-I of Fig. 2 or the sectional view of II-II; Fig. 4 is the enlarged drawing of the pixel of Fig. 2; Fig. 5 is the sectional view along the profile line IV-IV of Fig. 4; Fig. 6 is the sectional view along the profile line V-V of Fig. 2; Fig. 7 is the sectional view along the profile line VI-VI of Fig. 2; Fig. 8 is the sectional view along the profile line VII-VII of Fig. 2.
Please be simultaneously with reference to Fig. 1,2,4 and 5, display panels of the present invention comprises first substrate 100, second substrate 200, frame glue 300 and liquid crystal layer 400.First substrate 100 constitutes an active-device array basal plate 10 with the member that is configured on first substrate 100, and wherein these members comprise a plurality of pixels 110, many signal line 120, the many lines of floating (not illustrating) and share line layer 130.Active-device array basal plate 10 has a viewing area D and the perimeter circuit district P around viewing area D.
Please be simultaneously with reference to Fig. 3,6 and 7, all signal wires 120 of display panels of the present invention include only the layer of metal rete, and shared line layer 130 comprises the double layer of metal rete.In addition, each bar is floated line 140 respectively in alignment with a signal line 120.Float line 140 and signal wire 120 thickness and be the thickness of two metallic diaphragms, and the thickness of shared line layer 130 also is the thickness of two metallic diaphragms.In addition, frame glue 300 covers signal wire 120 or shared line layer 130.No matter cover signal wire 120 or shared line layer 130, frame glue 300 can cover the double layer of metal rete, so the present invention can make frame glue 300 have homogeneous thickness.This point can be in following detailed description.
A plurality of pixels 110 are arranged in an array on first substrate 100, and are positioned at viewing area D.Signal wire 120 electrically connects with these pixels 110.Signal wire 120 extends to a plurality of fanout area F of perimeter circuit district P from viewing area D, and the line 140 of floating is disposed in the fanout area F, and in the present embodiment, and the line 140 of floating particularly is configured in the part fanout area F that frame glue 300 covers.
As shown in Figure 2, sharing line layer 130 is positioned on the fanout area F perimeter circuit district P in addition.In the present embodiment, these fanout areas F for example intersperses among perimeter circuit district P and is positioned at around the D of viewing area, and all disposes between adjacent per two fanout area F and share line layer 130, as shown in Figure 2.Signal wire 120 can determine the average film thickness of fanout area F, and shares the average film thickness that line layer 130 can determine the zone between the fanout area F.Dispose in above-mentioned mode, just can prevent that the interface of perimeter circuit district P and frame glue 300 is uneven.Thus, frame glue 300 just can have homogeneous thickness, to prevent the demonstration non-uniform phenomenon of curtain shape.
Mandatory declaration be that the rough reason of surface profile that causes perimeter circuit district P is the average film thickness that the average film thickness of fanout area F differs from the perimeter circuit district P beyond the fanout area F.As in the fanout area F or the Thickness Variation in the perimeter circuit district P between two fanout area F can ignore, this is because signal wire 120 and to share line layer 130 are very intensive being configured on first substrate 100, does not have Thickness Variation clearly in the fanout area F or in the perimeter circuit district P between two fanout area F.
In the present embodiment, these fanout areas F comprises a plurality of sweep trace fanout area Fs and a plurality of data line fanout area Fd, and these signal wires 120 comprise many sweep trace 122 and many data lines 124 that extend to data line fanout area Fd from viewing area D that extend to sweep trace fanout area Fs from viewing area D.In addition, sweep trace fanout area Fs and data line fanout area Fd lay respectively on adjacent two sides of viewing area D.With Fig. 1 is example, and sweep trace fanout area Fs and data line fanout area Fd lay respectively at left side and the top of viewing area D.This is that chip for driving is adjacent two sides that are positioned at viewing area D because in the present embodiment.In fact, sweep trace fanout area Fs and data line fanout area Fd can be positioned at viewing area D any position all around.
Please refer to Fig. 2,6 and 7, wherein Fig. 6 is the sectional view along profile line V-V.In the present embodiment, the line 140 alignment scanning lines 122 of floating of partial amt, as shown in Figure 6; Other the line 140 aligned data lines 124 of floating, as shown in Figure 7.Floating line 140 can be between signal wire 120 and frame glue 300, also can be between the signal wire 120 and first substrate 100.With regard to present embodiment, viewing area D left side float line 140 between sweep trace 122 and frame glue 300, as shown in Figure 6; Viewing area D top float line 140 between the data line 124 and first substrate 100, as shown in Figure 7.
Please continue with reference to Fig. 6 and Fig. 7, the part that the is positioned at data line fanout area Fd line 140 of floating can belong to same rete with sweep trace 122, and it is defined as the first line layer M1; The line 140 of floating in the sweep trace fanout area Fs also can belong to same rete with data line 124, and it is defined as the second line layer M2.By Fig. 6 and Fig. 7 as can be known, on perimeter circuit district P, frame glue 300 can cover the first line layer M1 and the second line layer M2 simultaneously.In addition, the signal wire 120 of same position belong to the first line layer M1 and the second line layer M2 wherein one.No matter belong to the first line layer M1 or the second line layer M2, signal wire 120 can not be electrically connected other rete with any pattern (for example contact hole).Therefore, in fanout area F, the phenomenon of static discharge just can not occur in the ad-hoc location of signal wire 120, and then avoids destroying signal wire 120.
Then, please be simultaneously with reference to Fig. 2 and Fig. 3.In display panels of the present invention, the gross thickness of float line 140 and the signal wire 120 that is aligned with each other is identical with the thickness of shared line layer 130.In the present embodiment, signal wire 120, the line 140 of floating reach shared line layer 130 and are made of the first line layer M1 and the second line layer M2, therefore can realize above-mentioned equal thickness relation.In addition, frame glue 300 is engaged between the active-device array basal plate 10 and second substrate 200, and frame glue 300 covers the line 140 of floating around viewing area D, the subregion of signal wire 120 and the subregion of shared line layer 130.By above-mentioned equal thickness relation as can be known, the frame glue 300 around viewing area D has homogeneous thickness.
More specifically, two of Fig. 3 left the first line layer M1 and the second line layer M2 share line layer 130.With regard to profile line I-I, the first right-hand line layer M1 of Fig. 3 is the line 140 of floating, and the second line layer M2 is a data line 124; With regard to profile line II-II, the first right-hand line layer M1 of Fig. 3 is a sweep trace 122, and the second line layer M2 is the line 140 of floating.The gross thickness of float line 140 and the signal wire 120 that is aligned with each other is exactly the gross thickness of the first line layer M1 and the second line layer M2, and the thickness of sharing line layer 130 also is the gross thickness of the first line layer M1 and the second line layer M2.Thus, the average film thickness of fanout area F equals the average film thickness of the perimeter circuit district P beyond the fanout area F, thereby makes frame glue 300 thickness of perimeter circuit district P even.Therefore, the left side of viewing area D and top just can have uniform unit interval, thereby avoid the demonstration non-uniform phenomenon of curtain shape.
Please refer to Fig. 8, share line layer 130 and constituted by the first line layer M1 and the second line layer M2.In addition, the shared line layer 130 of the second line layer M2 electrically connects with the shared line layer of the first line layer M1 of part 130, and wherein the mode of Dian Xinglianjieing for example is to reach by contact hole 132.Yet the present invention is not exceeded with this structure, and in other words, sharing line layer 130 can be the first line layer M1 and second line layer M2 rete in addition.
Please refer to Fig. 3 to 8, in the present embodiment, active-device array basal plate 10 also comprises a layer insulating 150, and it is disposed at signal wire 120 and floats between the line 140.Insulation course 150 for example is the lock insulation course of thin film transistor (TFT).In addition, please refer to Fig. 4 and Fig. 5, pixel 110 comprises pixel electrode 160.The shared line layer 130 of a pixel 110, insulation course 150 and pixel electrode 160 can constitute a storage capacitors Cst, and wherein insulation course 150 is the capacitance dielectric layers as storage capacitors Cst.In addition, the active-device array basal plate 10 of present embodiment also comprises layer protective layer 170, is covered on the signal wire 120 and the line 140 of floating.In this case, protective seam 170 and insulation course 150 common capacitance dielectric layers as storage capacitors Cst.
Please refer to Fig. 1 to Fig. 8, second substrate 200 is disposed at active-device array basal plate 10 tops, and second substrate 200 can dispose one deck shared electrode 210.Liquid crystal layer 400 is disposed between the active-device array basal plate 10 and second substrate 200, and is positioned at frame glue 300.As shown in Figure 5, the pixel electrode 160 of pixel 110, liquid crystal layer 400 and shared electrode 210 can constitute a liquid crystal capacitance Clc.In addition, generally speaking, between insulation course 150 and protective seam 170, also comprise one semiconductor layer 154 and one deck ohmic contact layer 156.The function and the position of semiconductor layer 154 and ohmic contact layer 156 are known by those skilled in the art, so will not give unnecessary details.
In sum, because frame glue is even at the thickness in perimeter circuit district, therefore display panels of the present invention can avoid the demonstration non-uniform phenomenon of curtain shape to occur in around the viewing area of display panels.Moreover, the signal wire of same position is that the material by single rete is constituted, and can not have any pattern to be electrical connected, so the phenomenon of static discharge just can not occur in the ad-hoc location of signal wire, and then avoid destroying signal wire or other electronic package with other rete.
Though the present invention discloses as above with an embodiment; right its is not in order to qualification the present invention, any those of ordinary skill in the art, without departing from the spirit and scope of the present invention; when can doing a little change and retouching, so protection scope of the present invention is as the criterion when looking the claim person of defining.
Claims (12)
1. display panels comprises:
Active-device array basal plate, have the viewing area with around the perimeter circuit district of this viewing area, wherein this active-device array basal plate comprises:
First substrate;
A plurality of pixels, arrayed and are positioned at this viewing area on this first substrate;
Many signal line electrically connect with these a plurality of pixels, and wherein these many signal line extend to a plurality of fanout areas in this perimeter circuit district from this viewing area;
The many lines of floating are disposed at this a plurality of fanout areas, and wherein each line of floating is respectively in alignment with a signal line wherein;
Share line layer, be positioned at this perimeter circuit district beyond these a plurality of fanout areas, wherein the float gross thickness of line and this signal wire of this that is aligned with each other is identical with thickness that should shared line layer;
Second substrate is disposed at this active-device array basal plate top;
Frame glue is engaged between this active-device array basal plate and this second substrate, and wherein this frame glue covers these the many lines of floating around this viewing area, the subregion of these many signal line and the subregion that should share line layer; And
Liquid crystal layer is disposed between this active-device array basal plate and this second substrate, and is positioned at this frame glue.
2. display panels as claimed in claim 1, wherein these a plurality of fanout areas intersperse among this perimeter circuit district and are positioned at around this viewing area, and all dispose part between adjacent per two fanout areas and should share line layer.
3. display panels as claimed in claim 1, wherein these a plurality of fanout areas comprise a plurality of sweep trace fanout areas and a plurality of data line fanout area, and these many signal line comprise many sweep trace and many data lines that extend to these many data line fanout areas from this viewing area that extend to these a plurality of sweep trace fanout areas from this viewing area.
4. display panels as claimed in claim 3, wherein these a plurality of sweep trace fanout areas and this a plurality of data line fanout areas lay respectively on adjacent two sides of this viewing area.
5. display panels as claimed in claim 3, wherein part is floated line between this multi-strip scanning line and this frame glue, and other floats line between these many data lines and this first substrate.
6. display panels as claimed in claim 5, the part that wherein is positioned at these a plurality of sweep trace fanout areas line of floating belongs to same rete with these many data lines, and float line and this multi-strip scanning line of the part that is positioned at these a plurality of data line fanout areas belongs to same rete.
7. display panels as claimed in claim 3, wherein should share line layer and comprise:
First line layer, wherein this first line layer and this multi-strip scanning line belong to same rete; And
Second line layer, with first line layer electric connection of part, wherein this second line layer belongs to same rete with these many data lines.
8. display panels as claimed in claim 1 is wherein floated line between these many signal line and this frame glue for these many.
9. display panels as claimed in claim 1 is wherein floated line between these many signal line and this first substrate for these many.
10. display panels as claimed in claim 1, wherein this active-device array basal plate also comprises insulation course, is disposed at these many signal line and these many and floats between the line.
11. display panels as claimed in claim 1, wherein this active-device array basal plate also comprises protective seam, is covered in these many signal line and floats online with these many.
12. a perimeter circuit structure is applicable to that the active-device array basal plate of display panels, this active-device array basal plate have viewing area and perimeter circuit district around this viewing area, this perimeter circuit structure comprises:
Many signal line electrically connect with a plurality of pixels, and wherein these many signal line extend to a plurality of fanout areas in this perimeter circuit district from this viewing area;
The many lines of floating are disposed at this a plurality of fanout areas, and wherein each line of floating is respectively in alignment with a signal line wherein; And
Share line layer, be positioned at this perimeter circuit district beyond these a plurality of fanout areas, wherein the float gross thickness of line and this signal wire of this that is aligned with each other is identical with thickness that should shared line layer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101317917A CN100414422C (en) | 2006-10-12 | 2006-10-12 | Liquid crystal displaying panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101317917A CN100414422C (en) | 2006-10-12 | 2006-10-12 | Liquid crystal displaying panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1949065A true CN1949065A (en) | 2007-04-18 |
| CN100414422C CN100414422C (en) | 2008-08-27 |
Family
ID=38018624
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006101317917A Active CN100414422C (en) | 2006-10-12 | 2006-10-12 | Liquid crystal displaying panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100414422C (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103941497A (en) * | 2013-06-28 | 2014-07-23 | 上海中航光电子有限公司 | Thin film transistor array substrate, manufacturing method and liquid crystal display panel |
| CN107342310A (en) * | 2017-08-23 | 2017-11-10 | 京东方科技集团股份有限公司 | Flexible display apparatus and preparation method thereof |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0933937A (en) * | 1995-07-21 | 1997-02-07 | Sharp Corp | Active matrix type liquid crystal panel |
| JP2003216062A (en) * | 2002-01-18 | 2003-07-30 | Sharp Corp | Display device |
| KR100835171B1 (en) * | 2002-09-26 | 2008-06-04 | 엘지디스플레이 주식회사 | The substrate for LCD and method for fabricating the same |
| JP2005338770A (en) * | 2004-04-26 | 2005-12-08 | Nec Lcd Technologies Ltd | Liquid crystal display device |
| CN100407032C (en) * | 2005-09-01 | 2008-07-30 | 友达光电股份有限公司 | Active matrix substrate and repair method thereof |
-
2006
- 2006-10-12 CN CNB2006101317917A patent/CN100414422C/en active Active
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103941497A (en) * | 2013-06-28 | 2014-07-23 | 上海中航光电子有限公司 | Thin film transistor array substrate, manufacturing method and liquid crystal display panel |
| CN103941497B (en) * | 2013-06-28 | 2018-09-07 | 上海中航光电子有限公司 | A kind of thin-film transistor array base-plate, manufacturing method and liquid crystal display panel |
| CN107342310A (en) * | 2017-08-23 | 2017-11-10 | 京东方科技集团股份有限公司 | Flexible display apparatus and preparation method thereof |
| CN107342310B (en) * | 2017-08-23 | 2020-03-13 | 京东方科技集团股份有限公司 | Flexible display device and manufacturing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100414422C (en) | 2008-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1287211C (en) | Inner switching mode liquid crystal display device and producing method thereof | |
| CN1677206A (en) | Liquid crystal display device | |
| CN1834758A (en) | In-plane switching mode liquid crystal display device and fabrication method thereof | |
| CN1667477A (en) | In-plane switching mode liquid crystal display device and fabrication method thereof | |
| CN1696769A (en) | Plane switching mode liquid crystal display device having improved contrast ratio | |
| CN1991553A (en) | Transflective liquid crystal display device and method for manufacturing the same | |
| CN1717710A (en) | Electrode wiring substrate and display device | |
| US7514713B2 (en) | Liquid crystal display panel | |
| CN1591102A (en) | Liquid-crystal display board | |
| CN1573485A (en) | In-plane switching mode liquid crystal display device and method of manufacturing the same | |
| CN1514294A (en) | Liquid crystal display | |
| CN1504817A (en) | In-plane switching liquid crystal display with high aperture ratio | |
| CN101067706A (en) | Semi-penetrating and semi-reflective liquid crystal display panel and picture element structure thereof | |
| CN1504816A (en) | Dot structure and manufacturing method thereof | |
| CN113050335A (en) | Array substrate, display panel and display device | |
| CN1752828A (en) | Multiple groups of substrates, liquid crystal display device and its assembling method | |
| CN1731256A (en) | Pixel structure | |
| CN1797146A (en) | In-plane switching mode liquid crystal display device | |
| CN1949065A (en) | Liquid crystal displaying panel | |
| CN1716632A (en) | Double grid film electric crystal and pixel structure and its producing method | |
| CN1932591A (en) | Liquid crystal display device and thin film transistor base plate thereof | |
| CN1598675A (en) | Thin film transistor array | |
| CN1288480C (en) | Semi-penetration semi-reflection type LCD device | |
| CN1873509A (en) | Method for fabricating LCD and baseplate of thin film transistor | |
| CN1272661C (en) | Wide visual angle liquid crystal display device and its manufacturing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |