CN1870244A - 一种在化学机械研磨中减少导体结构碟陷与侵蚀的方法 - Google Patents

一种在化学机械研磨中减少导体结构碟陷与侵蚀的方法 Download PDF

Info

Publication number
CN1870244A
CN1870244A CNA2005100262575A CN200510026257A CN1870244A CN 1870244 A CN1870244 A CN 1870244A CN A2005100262575 A CNA2005100262575 A CN A2005100262575A CN 200510026257 A CN200510026257 A CN 200510026257A CN 1870244 A CN1870244 A CN 1870244A
Authority
CN
China
Prior art keywords
copper
bias
contact hole
layer
chemical mechanical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2005100262575A
Other languages
English (en)
Other versions
CN100373589C (zh
Inventor
王欣
白启宏
刘俊良
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Manufacturing International Beijing Corp
Original Assignee
Semiconductor Manufacturing International Shanghai Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Manufacturing International Shanghai Corp filed Critical Semiconductor Manufacturing International Shanghai Corp
Priority to CNB2005100262575A priority Critical patent/CN100373589C/zh
Publication of CN1870244A publication Critical patent/CN1870244A/zh
Application granted granted Critical
Publication of CN100373589C publication Critical patent/CN100373589C/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

在铜的化学机械研磨过程中的后期,由于不同区域铜的研磨速率不同,产生的铜导体结构中的碟陷与侵蚀。本发明提出在化学机械研磨中减少导体结构碟陷与侵蚀的方法,通过施加反向直流偏压,平衡不同区域铜的研磨速率,克服了铜的碟陷与侵蚀。

Description

一种在化学机械研磨中减少导体结构碟陷与侵蚀的方法
技术领域
本发明涉及半导体的化学机械研磨(Chemical Mechanical Polishing,CMP),特别是涉及克服了碟形凹陷的铜的化学机械研磨工艺。
背景技术
随着极大与超大规模集成电路的发展,形成元件间的内连导体及半导体中电路间的金属导体具有高信号传递的低电阻值的特性越来越重要;铜因其低电阻率及对电漂移(electromigration)与应力虚空(stress voiding)性质的低电阻值使其大受欢迎。
化学机械研磨(CMP)制程常用来平坦化铜或同时移除铜与其周围任何的材料。化学机械研磨制程的关键在于铜与周围材料的研磨速率。当铜导体的较柔软表面以一较快研磨速率被研磨时,便会造成铜结构上出现碟形的凹陷,即碟陷(dishing)如图1及图2所示,在后续的制程中,由于厚度不一致,引线厚度不同,导致电阻不稳定,影响器件性能。因碟陷所造成的不平坦是源于化学机械研磨制程对于不同材料的不同研磨速率以及同一材料不同区域的研磨速率不同,这对于半导体工业而言是一种挑战。
在目前的金属化学机械研磨中包括化学作用和物理作用。在金属化学机械研磨中,化学作用更为重要。通过在晶片上加上直流偏压,可以加速或降低金属化学机械研磨的速率,更好地控制金属的处理过程。
发明内容
本发明的目的是提供一种在铜化学机械研磨制程中降低蝶陷与侵蚀(erosion)的方法;在化学机械研磨制程中去除部分导电层的步骤中加直流电压以平衡不同区域铜的化学研磨速率。
本发明在化学机械研磨中减少一导体结构碟陷与侵蚀的方法,包括:
衬底上形成第一电介质层(ILD);
在电介质层上形成一阻挡层(stop layer);
在阻挡层上形成第二电介质层(IMD);
形成接触窗和接触窗通孔插塞金属;
刻蚀形成第一层(M1)金属线接触窗;
形成一铜层,并填入接触窗中以形成导电结构;
化学机械研磨移除部分导电层以平坦化;
研磨过程中施加反向直流偏压,平衡不同区域铜的研磨速率。
在研磨速率较快的导电结构上施加反向直流偏压,使其停止研磨,而研磨较慢的导电结构上未施加反向直流偏压,继续研磨直至表面平坦化。
本发明的化学机械研磨过程中进行研磨进程的光学监测,研磨较快的铜接近终点时,施加反向直流偏压,使其停止研磨。而研磨较慢的铜上未加反向直流偏压,继续研磨直至所有铜表面平坦化。
根据本发明的化学机械研磨步骤使用化学研磨剂,其中的硅氧化物与铜发生化学反应,使铜成为铜离子在铜表面;由于施加的反向直流偏压,使其停止研磨,
本发明的优点是通过施加反向直流偏压控制研磨速率较快的区域,使铜及其周围表面平坦化,消除碟陷和侵蚀的产生。
本发明还有一个优点是由于化学研磨剂中含有硅的氧化物,与铜发生化学反应产生铜离子,在反向偏压的作用下牢牢吸附在铜表面而停止研磨,使表面平坦化。
附图说明
图1是常规的铜化学机械研磨过程中产生碟陷的示意图。
图2是图1中铜局部碟陷的放大图。
图3A~3E是本发明的化学机械研磨实现平坦化的过程示意图。
图4是对比例的示意图。
附图标记说明
1衬底                    2第一电介质层(ILD)
3阻挡层(stop layer)        4第二电介质层(IMD)
5金属插塞                  6接触窗
7铜导电层                  8铜导线
9浮铜
具体实施方式
下面结合附图对本发明进行详细说明。
如图1所示,由于铜金属与其周围的其他材料如氧化物电介质层的化学机械研磨速率不同,铜比较软,因此容易产生侵蚀而造成铜的碟陷和凹陷。其不平坦度可以达到100~500A。
根据本发明,在化学机械研磨中减少一导体结构碟陷与侵蚀的方法,包括:衬底1上形成第一电介质层2(ILD);在第一电介质层2上形成一阻挡层(stop layer)3;在阻挡层3上形成第二电介质层4(IMD);在第一电介质2和第二电介质层4上刻蚀形成接触窗和接触窗通孔,在第一电介质层部分通孔中形成插塞金属5;形成第一层(M1)金属线接触窗6,如图3A所示;覆盖一铜层7,并填入接触窗6中以形成导电结构,如图3B所示;化学机械研磨移除部分导电层。
在铜的化学机械研磨过程中,由于不同区域铜的研磨速率不同,因此如图3C所示,形成铜的厚度的不平衡,需要去除的浮铜9部分的研磨速率慢,而接触窗区域的铜研磨速率快,当接触窗区域的铜研磨已达终点时,需要去除的浮铜区域还有残留,如果继续研磨虽然可以去除浮铜9部分,但会造成接触窗的形成导线的铜8产生损失,包括铜碟陷和凹陷,如图4所示,其不平坦度可以达到100~500A,从而影响金属连线的平坦化和器件性能。
本发明采用施加反向偏压的方法防止铜碟陷和凹陷的产生。在化学机械研磨过程中所用的化学研磨剂中含有酸性的硅的氧化物,其与表面的铜金属产生化学反应成为铜离子在铜的表面,在未施加反向偏压时,铜会继续研磨去除。而在化学机械研磨过程中通过光学监测方法,可以检测到不同区域铜的研磨进程,当研磨速率较快的区域,如接触窗附近的铜8,接近研磨终点时,如图3C所示,可以在衬底上施加反向偏压,如图3D所示。由于反向偏压的作用,区域8铜表面的铜离子牢牢地结合在表面,而不被去除。所施加的反向偏压,可以是5~200V,比较好为100V,施加的时间为1~50S,一般为25S。而处于电介质层上的较大范围的浮铜区域9研磨速率相对于接触窗附近区域8为慢,又由于其与衬底被电介质层隔离,因此其上未施加反向偏压,继续研磨直至表面全部平坦化时停止研磨,如图3E所示。根据本发明的方法得到的表面不平坦度小于100A。

Claims (6)

1.一种在化学机械研磨中减少导体结构碟陷与侵蚀的方法,包括
衬底上形成第一电介质层(ILD);
在电介质层上形成一阻挡层(stop layer);
在阻挡层上形成第二电介质层(IMD);
形成接触窗和接触窗通孔插塞金属;
刻蚀形成第一层(M1)金属线接触窗;
形成一铜层,并填入接触窗中以形成导电结构;
化学机械研磨移除部分导电层以平坦化;
研磨过程中施加反向直流偏压,平衡不同区域铜的研磨速率。
在研磨速率较快的导电结构上加上反向直流偏压,使其停止研磨,而研磨较慢的导电结构上未加反向直流偏压,继续研磨直至表面平坦化。
2.根据权利要求1所述的方法,其特征在于,所述的化学机械研磨过程中进行光学监测。
3.根据权利要求1所述的方法,其特征在于,所述的化学机械研磨过程中通过光学监测,研磨较快的铜接近终点时,施加反向直流偏压。
4.根据权利要求1所述的方法,其特征在于,所述的化学机械研磨过程中研磨较慢的铜上不施加偏压。
5.根据权利要求1所述的方法,其特征在于,所述的化学机械研磨,研磨剂至少含有硅氧化物。
6.根据权利要求1所述的方法,其特征在于,所述的硅氧化物可以与铜反应生成铜离子。
CNB2005100262575A 2005-05-27 2005-05-27 一种在化学机械研磨中减少导体结构碟陷与侵蚀的方法 Expired - Fee Related CN100373589C (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2005100262575A CN100373589C (zh) 2005-05-27 2005-05-27 一种在化学机械研磨中减少导体结构碟陷与侵蚀的方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2005100262575A CN100373589C (zh) 2005-05-27 2005-05-27 一种在化学机械研磨中减少导体结构碟陷与侵蚀的方法

Publications (2)

Publication Number Publication Date
CN1870244A true CN1870244A (zh) 2006-11-29
CN100373589C CN100373589C (zh) 2008-03-05

Family

ID=37443851

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005100262575A Expired - Fee Related CN100373589C (zh) 2005-05-27 2005-05-27 一种在化学机械研磨中减少导体结构碟陷与侵蚀的方法

Country Status (1)

Country Link
CN (1) CN100373589C (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101740330B (zh) * 2008-11-17 2011-12-07 中芯国际集成电路制造(上海)有限公司 化学机械研磨及通孔形成方法
CN109605210A (zh) * 2019-01-23 2019-04-12 长江存储科技有限责任公司 一种研磨头及化学机械研磨设备

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6811658B2 (en) * 2000-06-29 2004-11-02 Ebara Corporation Apparatus for forming interconnects
JP3907432B2 (ja) * 2001-03-16 2007-04-18 株式会社荏原製作所 電解研磨用電解液及び電解研磨方法
US6881664B2 (en) * 2001-08-28 2005-04-19 Lsi Logic Corporation Process for planarizing upper surface of damascene wiring structure for integrated circuit structures
US6793797B2 (en) * 2002-03-26 2004-09-21 Taiwan Semiconductor Manufacturing Co., Ltd Method for integrating an electrodeposition and electro-mechanical polishing process
JP2004209588A (ja) * 2002-12-27 2004-07-29 Ebara Corp 研磨装置及び研磨方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101740330B (zh) * 2008-11-17 2011-12-07 中芯国际集成电路制造(上海)有限公司 化学机械研磨及通孔形成方法
CN109605210A (zh) * 2019-01-23 2019-04-12 长江存储科技有限责任公司 一种研磨头及化学机械研磨设备

Also Published As

Publication number Publication date
CN100373589C (zh) 2008-03-05

Similar Documents

Publication Publication Date Title
Steigerwald et al. Pattern Geometry Effects in the Chemical‐Mechanical Polishing of Inlaid Copper Structures
US6350694B1 (en) Reducing CMP scratch, dishing and erosion by post CMP etch back method for low-k materials
US8017516B2 (en) Method for stress free conductor removal
US5321304A (en) Detecting the endpoint of chem-mech polishing, and resulting semiconductor device
US7452817B2 (en) CMP method providing reduced thickness variations
KR100359552B1 (ko) 반도체 기판의 표면 평탄화 처리 방법 및 절연층에서의 전도성 플러그 생성 방법
CN107665829B (zh) 晶圆混合键合中提高金属引线制程安全性的方法
US8183139B2 (en) Reduced defectivity in contacts of a semiconductor device comprising replacement gate electrode structures by using an intermediate cap layer
US20070105247A1 (en) Method And Apparatus For Detecting The Endpoint Of A Chemical-Mechanical Polishing Operation
US6503827B1 (en) Method of reducing planarization defects
US6645863B2 (en) Method of manufacturing semiconductor device and semiconductor device
US6489240B1 (en) Method for forming copper interconnects
US20060172527A1 (en) Method for forming a defined recess in a damascene structure using a CMP process and a damascene structure
US6653224B1 (en) Methods for fabricating interconnect structures having Low K dielectric properties
CN1870244A (zh) 一种在化学机械研磨中减少导体结构碟陷与侵蚀的方法
CN102820216A (zh) 半导体器件的制备方法
CN1437763A (zh) 化学机械抛光用研磨剂
US6809032B1 (en) Method and apparatus for detecting the endpoint of a chemical-mechanical polishing operation using optical techniques
US6825117B2 (en) High PH slurry for chemical mechanical polishing of copper
CN1755901A (zh) 化学机械研磨工艺
US6777807B1 (en) Interconnect integration
CN1205665C (zh) 镶嵌结构的制造方法
US6211060B1 (en) Method for planarizing a damascene structure
DeBear et al. Spin-etch planarization for dual damascene interconnect structures
KR100642921B1 (ko) 반도체 소자의 금속배선 형성 방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
EE01 Entry into force of recordation of patent licensing contract

Assignee: Semiconductor Manufacturing International (Beijing) Corporation

Assignor: Semiconductor Manufacturing International (Shanghai) Corporation

Contract fulfillment period: 2009.4.29 to 2014.4.29 contract change

Contract record no.: 2009990000626

Denomination of invention: Method for reducing saucerization and etching of conductor structure in chemical mechanical lapping

Granted publication date: 20080305

License type: Exclusive license

Record date: 2009.6.5

Assignee: Semiconductor Manufacturing International (Beijing) Corporation

Assignor: Semiconductor Manufacturing International (Shanghai) Corporation

Contract fulfillment period: 2009.4.29 to 2014.4.29

Contract record no.: 2009990000626

Denomination of invention: Method for reducing saucerization and etching of conductor structure in chemical mechanical lapping

Granted publication date: 20080305

License type: Exclusive license

Record date: 20090605

LIC Patent licence contract for exploitation submitted for record

Free format text: EXCLUSIVE LICENSE; TIME LIMIT OF IMPLEMENTING CONTACT: 2009.4.29 TO 2014.4.29; CHANGE OF CONTRACT

Name of requester: SEMICONDUCTOR MANUFACTURING INTERNATIONAL ( BEIJIN

Effective date: 20090605

ASS Succession or assignment of patent right

Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING

Effective date: 20111123

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20111123

Address after: 201203 No. 18 Zhangjiang Road, Shanghai

Co-patentee after: Semiconductor Manufacturing International (Beijing) Corporation

Patentee after: Semiconductor Manufacturing International (Shanghai) Corporation

Address before: 201203 Shanghai City, Pudong New Area Zhangjiang Road No. 18

Patentee before: Semiconductor Manufacturing International (Shanghai) Corporation

Effective date of registration: 20111123

Address after: 201203 No. 18 Zhangjiang Road, Shanghai

Co-patentee after: Semiconductor Manufacturing International (Beijing) Corporation

Patentee after: Semiconductor Manufacturing International (Shanghai) Corporation

Address before: 201203 Shanghai City, Pudong New Area Zhangjiang Road No. 18

Patentee before: Semiconductor Manufacturing International (Shanghai) Corporation

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080305

Termination date: 20190527

CF01 Termination of patent right due to non-payment of annual fee