CN1808624A - Shift cache unit and associated signal drive circuit and display system - Google Patents
Shift cache unit and associated signal drive circuit and display system Download PDFInfo
- Publication number
- CN1808624A CN1808624A CN 200510001870 CN200510001870A CN1808624A CN 1808624 A CN1808624 A CN 1808624A CN 200510001870 CN200510001870 CN 200510001870 CN 200510001870 A CN200510001870 A CN 200510001870A CN 1808624 A CN1808624 A CN 1808624A
- Authority
- CN
- China
- Prior art keywords
- mentioned
- phase inverter
- output terminal
- input end
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The disclosed shift buffer unit to generate two output pulses by turns comprises: a first unit with a first/second input end coupled to an initial pulse and a sequence signal respectively to output a first output pulse in the first period; and a second unit with a first/second input end coupled to said first output pulse and the reverse-phase signal of said sequence signal respectively to output a second output pulse in the second period.
Description
Technical field
The present invention is relevant for a kind of shift cache unit, especially about a kind of shift cache unit that can produce two output pulses in order.
Background technology
Figure 1 shows that a traditional shift cache unit 10.The tradition shift scratch circuit can contain a plurality of shift cache units 10, produces pulse signal in order, to drive display panels.Figure 2 shows that the sequential chart of the input signal (STB, CLK and CLK) of offset buffer shown in Figure 1.Yet in offset buffer 10, the work period of time sequential pulse CLK and CLK (duty cycle) TC must fully drop among the work period TS of input pulse STB.Moreover because the control of time sequential pulse CLK and CLK, clock pulse phase inverter (clock inverter) CINV4 and CINV5 can switch apace, thereby consume electric energy in large quantities.In addition, traditional shift cache unit is because the number of its required component is more, so chip area that will be bigger.
Summary of the invention
In view of this, primary and foremost purpose of the present invention is the electric energy loss that is to reduce shift cache unit.
Another object of the present invention is to be to reduce the required package count of shift cache unit, uses and reduces required chip area.
Another purpose of the present invention is to be to provide a kind of shift cache unit that can produce two output pulses in order.
According to above-mentioned purpose, the present invention provides a kind of shift buffer memory unit, comprises a first module, comprise a first input end and one second input end, be coupled to a start pulse and a clock signal respectively, when being used to a period 1, export one first output pulse; And Unit one second, comprise a first input end and one second input end, be coupled to the inversion signal of above-mentioned first output pulse and above-mentioned clock signal respectively, when being used to a second round, export one second output pulse.
According to above-mentioned purpose, the present invention also provides another offset buffer, and wherein a first module is when a period 1, according to a start pulse and a clock signal, by one first phase inverter, exports one first output pulse; And one second the unit be when a second round, according to the inversion signal of above-mentioned first output pulse and above-mentioned clock signal,, export one second output pulse by one second phase inverter.
Description of drawings
Fig. 1 is expression one traditional offset buffer.
Fig. 2 is the operation signal sequential chart of traditional offset buffer among Fig. 1.
Fig. 3 is the synoptic diagram of offset buffer of the present invention.
Fig. 4 is another synoptic diagram of offset buffer of the present invention.
Fig. 5 is the operation signal sequential chart of offset buffer of the present invention.
Fig. 6 is the synoptic diagram of signal drive circuit of the present invention.
Fig. 7 is the operation signal sequential chart of signal drive circuit of the present invention.
Fig. 8 is the synoptic diagram of display system of the present invention.
Symbol description:
10: shift cache unit;
STB, CLK, CLK: pulse;
CINV4, CINV5: clock pulse phase inverter;
TS, TC: work period.
400: display system;
410: display module;
300: signal drive circuit;
200, SR1～SRN: shift cache unit;
10: first module;
20: the second unit;
INV1～INV5: phase inverter;
CINV1～CINV3: clock pulse phase inverter;
CLK: clock signal;
STB: start pulse;
CLK: the inversion signal of clock signal;
NOR1, NOR2:NOR lock;
CP1～CP3: first control end;
CN1～CN2: second control end;
ND1～ND2: node;
Q1～Q4, Q2N-1, Q2N: output pulse;
VDD: first voltage;
VSS: second voltage;
P1～P6, N1～N6: transistor;
TS, TC: work period;
T1: period 1;
T2: second round.
Embodiment
For above and other objects of the present invention, feature and advantage can be become apparent, a preferred embodiment cited below particularly, and cooperate appended diagram, be described in detail below:
Figure 3 shows that the synoptic diagram of shift cache unit of the present invention.As shown in the figure, shift cache unit 200 comprises a first module 10 and one second unit 20.First module 10 is in order to receive a start pulse STB and a clock signal CLK, when being used to a period 1, export one first output pulse Q1, second unit 20 is in order to receive the inversion signal CLK of the first output pulse Q1 and clock signal CLK, when being used to a second round, export one second output pulse Q2.
As shown in Figure 3, first module 10 is to comprise a NOR lock NOR1, two clock pulse phase inverter CINV1 and CINV2, three phase inverter INV1, INV2 and INV3.
NOR lock NOR1 comprises that a first input end couples the output terminal that start pulse STB and one second input end couple phase inverter INV2.Clock pulse phase inverter CINV1 comprises that an input end couples clock signal CLK, one first control end CP1 and couples the output terminal of NOR lock NOR1, the output terminal that one second control end CN1 couples phase inverter INV1, and an output terminal is coupled to a node ND1.Phase inverter INV1 has an input end to couple the output terminal of NOR lock NOR1, the first control end CP1 of clock pulse phase inverter CINV1 and the second control end CN2 of clock pulse phase inverter CINV2, and an output terminal couples the second control end CN1 of clock pulse phase inverter CINV1 and the first control end CP2 of clock pulse phase inverter CINV2.
Clock pulse phase inverter CINV2 comprises that an input end couples the output terminal of phase inverter INV2, and one first control end CP2 couples the output terminal of phase inverter INV1, and one second control end CN2 couples the output terminal of NOR lock NOR1, and an output terminal couples node ND1.Phase inverter INV2 has that input end couples node ND1, output terminal couples the input end of clock pulse phase inverter CINV2 and second input end of NOR lock NOR1.Phase inverter INV3 has an input end, in order to reception clock signal CLK, and the inversion signal CLK of output timing signal CLK.
Fig. 4 is another synoptic diagram of offset buffer 200 of the present invention.As shown in the figure, clock pulse phase inverter CINV1 comprises two PMOS transistor P1 and P2, and bi-NMOS transistor N1 and N2, clock pulse phase inverter CINV2 comprises two PMOS transistor P3 and P4, and bi-NMOS transistor N 3 and N4, and clock pulse phase inverter CINV3 comprises two PMOS transistor P5 and P6, and bi-NMOS transistor N5 and N6.In clock pulse phase inverter CINV1, PMOS transistor P1 comprises that one first end couples one first voltage VDD, and a control end couples the output terminal of NOR lock NOR1 and the input end of phase inverter INV1, and one second end.PMOS transistor P2 comprises that one first end couples second end of PMOS transistor P1, and a control end couples clock signal CLK, and one second end couples node ND1.Nmos pass transistor N1 comprises that one first end couples node ND1, and a control end couples the control end of PMOS transistor P2, and one second end.Nmos pass transistor N2 comprises that one first end couples second end of nmos pass transistor N1, and a control end couples the output terminal of phase inverter INV1, and one second end couples one second voltage VSS.
In clock pulse phase inverter CINV2, PMOS transistor P3 comprises that one first end couples the first voltage VDD, and a control end couples the output terminal of phase inverter INV1, and one second end.PMOS transistor P4 comprises that one first end couples second end of PMOS transistor P3, and a control end couples the output terminal of phase inverter INV2, and one second end couples node ND1.Nmos pass transistor N3 comprises that one first end couples node ND1, the control end of a control end PMOS transistor P4, and one second end.Nmos pass transistor N4 comprises that one first end couples second end of nmos pass transistor N3, and a control end couples the output terminal of NOR lock NOR1, and one second end couples the second voltage VSS.
Moreover in clock pulse phase inverter CINV3, PMOS transistor P5 comprises that one first end couples the first voltage VDD, and a control end couples the output terminal of NOR lock NOR2 and the input end of phase inverter INV4, and one second end.PMOS transistor P6 comprises that one first end couples second end of PMOS transistor P5, and a control end couples the inversion signal CLK of clock signal CLK, and one second end couples the input end of phase inverter INV5.Nmos pass transistor N5 comprises that one first end couples the input end of phase inverter INV5, and a control end couples the control end of PMOS transistor P6, and one second end.Nmos pass transistor N6 comprises that one first end couples second end of nmos pass transistor N5, and a control end couples the output terminal of phase inverter INV4, and one second end couples the second voltage VSS.
Fig. 5 is the operation signal sequential chart of offset buffer 200 of the present invention.Please refer to Fig. 4 and Fig. 5, in order to describe the running of offset buffer 200.
When initial, because the output pulse Q1 and the start pulse STB of first module 10 are all logical zero, so transistor P1, P5, N2 and N6 end and transistor P3, N4 conducting.So clock pulse phase inverter CINV1 can close, clock pulse phase inverter CINV2 can firmly be the output pulse Q1 of logical zero with phase inverter INV2 bolt-lock, and clock pulse phase inverter CINV3 can close, and makes output pulse Q2 maintain logical zero.
When time t s, start pulse STB can input to the first input end of NOR lock NOR1, makes transistor P1 and N2 conducting, and transistor P3 and N4 end.So clock pulse phase inverter CINV1 can open, and clock pulse phase inverter CINV2 can close.
When period 1 T1, the clock signal CLK of high levle (for example logical one) can input to clock pulse phase inverter CINV1, and converts first signal of a logical zero to, exports phase inverter INV2 to.So phase inverter INV2 exports the output pulse Q1 of a logical one.This moment, because the inversion signal CLK of clock signal CLK, clock pulse phase inverter CINV3 also can open, and the output terminal of phase inverter INV5 is to maintain logical zero.
Second round during T2, clock signal CLK becomes logical zero, and the inversion signal CLK of clock signal CLK becomes logical one, and at this moment, the output terminal of phase inverter INV2 can become logical zero, and clock pulse phase inverter CINV1 can close.Therefore, output pulse Q1 can maintain logical zero, up to the next period 1.In addition, the inversion signal CLK of logical one can input to clock pulse phase inverter CINV3, converts the secondary signal of a logical zero to, exports phase inverter INV5 to.Phase inverter thereby export the output pulse Q2 of a logical one.Moreover when inversion signal CLK became logical zero once again, clock pulse phase inverter CINV3 also can close, and made output pulse Q2 maintain logical zero, up to next second round.
As shown in Figure 5, the work period TC of clock signal CLK need be fully in the work period of start pulse TS, and therefore shift cache unit of the present invention has preferable fault-tolerance (tolerance).In addition, shift cache unit as shown in Figure 1 needs two clock pulse phase inverters, three phase inverters, two transmission locks, two MOS transistor, a NOR lock and NAND locks, go to produce an output pulse, to drive a display module, yet shift cache unit of the present invention only needs three clock pulse phase inverters, five phase inverters and two NOR locks, promptly can produce two output clock pulses in regular turn, therefore offset buffer of the present invention will need less transistor component and chip area.
Fig. 6 is the synoptic diagram of signal drive circuit of the present invention.As shown in the figure, signal drive circuit 300 comprises a plurality of shift cache unit SR1～SRN that are connected in series, and each offset buffer is identical with Fig. 3 or that shown in Figure 4.Offset buffer SR1～the SRN that is connected in series is output signal Q1, Q2, Q3...Q2N-1 and Q2N in order, and in the offset buffer of present this one-level, the start pulse of first module is the output of second in previous stage offset buffer pulse.This one-level offset buffer can be exported first, second output pulse in regular turn after a given time postpones at present, and the second output pulse is to input in the shift cache unit of next stage.Therefore, signal drive circuit can produce a plurality of output pulses, and in order to drive liquid crystal display, wherein Fig. 7 is the signal timing diagram of signal drive circuit 300.
As shown in Figure 8, in display system 400, display module 410, a LCD assembly for example, be action property be coupled to aforesaid signal drive circuit 300.Signal drive circuit 300 is to export a plurality of output pulses in order, to drive display module 410.In the present invention, display unit 410 also can be a plasma display module, an organic light emitting display assembly or a cathode-ray tube display assembly.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; anyly have the knack of this skill person; without departing from the spirit and scope of the present invention; when can doing a little change and retouching, so protection scope of the present invention is as the criterion when looking appended the claim scope person of defining.
Claims (10)
1. shift cache unit comprises:
One first module comprises a first input end and one second input end, is coupled to a start pulse and a clock signal respectively, when being used to a period 1, exports one first output pulse; And
Unit one second comprises a first input end and one second input end, is coupled to the inversion signal of above-mentioned first output pulse and above-mentioned clock signal respectively, when being used to a second round, exports one second output pulse.
2. shift cache unit according to claim 1, wherein above-mentioned first module comprises:
One first clock pulse phase inverter comprises that an input end is coupled to above-mentioned clock signal, when being used to above-mentioned period 1, exports one first signal;
One second clock pulse phase inverter comprises that an input end is coupled to the above-mentioned first output pulse, when being used to above-mentioned second round, exports a secondary signal; And
One first phase inverter is coupled to the above-mentioned first sequential phase inverter, when being used to above-mentioned period 1, with above-mentioned first signal inversion, to produce the above-mentioned first output pulse.
3. shift cache unit according to claim 2, wherein above-mentioned Unit second comprises:
One the 3rd clock pulse phase inverter is coupled to the inversion signal of above-mentioned clock signal, and conducting when above-mentioned second round is to export one the 3rd signal;
One second phase inverter is coupled to above-mentioned the 3rd sequential phase inverter, when being used to above-mentioned second round, with above-mentioned the 3rd signal inversion, to produce the above-mentioned second output pulse.
4. shift cache unit according to claim 3, wherein above-mentioned first module more comprises:
One the one NOR lock comprises that a first input end couples above-mentioned start pulse, and one second input end couples the output terminal of above-mentioned first phase inverter, and an output terminal; And
One the 3rd phase inverter comprises that an input end couples the output terminal of an above-mentioned NOR lock.
5. shift cache unit according to claim 4, the wherein above-mentioned first clock pulse phase inverter comprises that more one first control end couples the output terminal of an above-mentioned NOR lock and the output terminal that one second control end couples above-mentioned the 3rd phase inverter, and the above-mentioned second sequential phase inverter comprises that more one first control end couples the output terminal of above-mentioned the 3rd phase inverter and the output terminal that one second control end couples an above-mentioned NOR lock.
6. shift cache unit according to claim 3, wherein above-mentioned Unit second more comprises:
One the 2nd NOR lock comprises that a first input end couples the output terminal of above-mentioned first phase inverter, and one second input end couples the output terminal of above-mentioned second phase inverter, and an output terminal; And
One the 4th phase inverter comprises that an input end couples the output terminal of above-mentioned the 2nd NOR lock, and an output terminal.
7. shift cache unit according to claim 6, wherein above-mentioned the 3rd clock pulse phase inverter comprise that more one first control end couples the output terminal of above-mentioned the 2nd NOR lock, and one second control end couples the output terminal of above-mentioned the 4th phase inverter.
8. a signal drive circuit comprises:
N shift cache unit according to claim 1, be connected in series, in order to produce 2N output pulse in order, the above-mentioned second output pulse thing of M shift cache unit in wherein above-mentioned N the shift cache unit inputs to the above-mentioned first module of M+1 shift cache unit, and N 〉=M.
9. a display system comprises:
One display module; And
One signal drive circuit according to claim 8 is in order to produce a plurality of output pulses, to drive above-mentioned display module.
10. display system according to claim 9, wherein above-mentioned display module are a LCD assembly, a plasma display module, an Organic Light Emitting Diode display module or a cathode-ray tube display assembly.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200510001870 CN1808624B (en) | 2005-01-18 | 2005-01-18 | Shift cache unit and associated signal drive circuit and display system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200510001870 CN1808624B (en) | 2005-01-18 | 2005-01-18 | Shift cache unit and associated signal drive circuit and display system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1808624A true CN1808624A (en) | 2006-07-26 |
| CN1808624B CN1808624B (en) | 2010-04-28 |
Family
ID=36840453
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200510001870 Expired - Fee Related CN1808624B (en) | 2005-01-18 | 2005-01-18 | Shift cache unit and associated signal drive circuit and display system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1808624B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101256735B (en) * | 2007-03-02 | 2012-04-18 | 三星移动显示器株式会社 | Organic light emitting display and driving circuit thereof |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW525139B (en) * | 2001-02-13 | 2003-03-21 | Samsung Electronics Co Ltd | Shift register, liquid crystal display using the same and method for driving gate line and data line blocks thereof |
-
2005
- 2005-01-18 CN CN 200510001870 patent/CN1808624B/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101256735B (en) * | 2007-03-02 | 2012-04-18 | 三星移动显示器株式会社 | Organic light emitting display and driving circuit thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1808624B (en) | 2010-04-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6181850B2 (en) | Shift register unit and display device | |
| CN108520724B (en) | Shifting register unit, driving method, grid driving circuit and display device | |
| CN1705042A (en) | Shift register | |
| WO2021007932A1 (en) | Goa circuit | |
| CN101059933A (en) | Scan driving circuit and organic light emitting display using the same | |
| CN1855200A (en) | Scan driver, organic light emitting display using the same, and method of driving the organic light emitting display | |
| CN101697284B (en) | Shift register circuit | |
| CN1758381A (en) | Shift register and flat panel display apparatus using the same | |
| CN104269132A (en) | Shift register unit, display panel and display device | |
| CN107818758B (en) | Shift register cell, light emission drive circuit and display panel | |
| CN104392687A (en) | Drive unit as well as drive method thereof, drive circuit, array substrate and display panel | |
| CN105788509A (en) | GOA scanning unit, GOA scanning circuit, display panel and display device | |
| CN101038717A (en) | Electric charge sharing method and apparatus for display panel | |
| CN1917089A (en) | Dynamic shift reister and its inhibition circuit | |
| CN1917017A (en) | Emission driver for organic light emitting display device | |
| CN101393775B (en) | Shift register | |
| CN1235182C (en) | Integrated circuit for eliminating cumulation of duty ratio error | |
| CN1808624A (en) | Shift cache unit and associated signal drive circuit and display system | |
| US7564440B2 (en) | Shift register unit | |
| CN1848236A (en) | Circuit structure for dual resolution design, display panel using same and electronic device | |
| CN105280135A (en) | Shift-register circuit, gate driving circuit and display panel | |
| CN101154360B (en) | Image display system and method for driving display component | |
| CN1846351A (en) | A static latch | |
| KR20220120652A (en) | Clock generation circuit, latch using same, and arithmetic unit | |
| CN101079244A (en) | System for displaying image |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100428 Termination date: 20200118 |