CN1801092A - Embedded chip and its program space extension method - Google Patents

Embedded chip and its program space extension method Download PDF

Info

Publication number
CN1801092A
CN1801092A CN 200610001348 CN200610001348A CN1801092A CN 1801092 A CN1801092 A CN 1801092A CN 200610001348 CN200610001348 CN 200610001348 CN 200610001348 A CN200610001348 A CN 200610001348A CN 1801092 A CN1801092 A CN 1801092A
Authority
CN
China
Prior art keywords
program
memory block
task
volatile type
type memorizer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200610001348
Other languages
Chinese (zh)
Other versions
CN100365574C (en
Inventor
牛同斌
谢律
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Vimicro Corp
Original Assignee
Vimicro Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vimicro Corp filed Critical Vimicro Corp
Priority to CNB2006100013488A priority Critical patent/CN100365574C/en
Publication of CN1801092A publication Critical patent/CN1801092A/en
Application granted granted Critical
Publication of CN100365574C publication Critical patent/CN100365574C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention discloses an expansion method of embedded chip and program space, which is characterized by the following: modifying the reading and writing control pattern of 8-digit or 16-digit single-chip set to do special design of software and hardware; making chip system adapt random memory as system program memory and as system data memory to multiply the program memory and random memory; setting the switch mechanism of system task; accomplishing the program code function of real-time copy from NAND FLASH to expand the system program space. The invention expands the system program space, which reduces the system cost.

Description

The method of a kind of embedded chip and program space expansion thereof
Technical field
The present invention relates to the embedded system field, relate in particular to the method for a kind of embedded chip and the program space thereof expansion.
Background technology
In the embedded system field, 8/16 single-chip microcomputers have obtained using widely, because the restriction of address bus figure place, its program area big or small limited, program space size as 8 machines is 64Kbytes to the maximum, if the procedure quantity of system greater than 64K bytes, just needs the program space of expanding system.Generally be the mode that adopts universal I port (GPIO, General Purpose Input/Output) extended address line, the width of address bus is increased, then the Dui Ying program space is expanded naturally.But the method need take the limited GPIO resource of single-chip microcomputer, and the space of expansion is big more, and the IO resource that takies is many more; Simultaneously, expanded address space need adopt the memory device of more jumbo correspondence, and the result will increase the cost of system, causes IO resource anxiety.
For making full use of 8/16 program spaces that single-chip microcomputer is limited, realize the expansion of program area, at the embedded system of using NAND FLASH chip, this method has proposed the multiplexing notion of a kind of program space: by task division, the task of not needing to move simultaneously is placed on the identical program space during Design of System Software in system; From NAND FLASH, run application.Satisfying under the prerequisite of systemic-function, realizing the upgrading of firmware, reducing system cost effectively.
Summary of the invention
Technical matters to be solved by this invention is to provide the method for a kind of embedded chip and program space expansion thereof, in order to make full use of 8/16 program spaces that single-chip microcomputer is limited, realizes the expansion of program area.
The invention provides a kind of embedded system chip, comprise ROM (read-only memory) and random access memory, by address bus and data bus, link to each other with CPU, also comprise the non-volatile type memorizer interface, by address bus and data bus, link to each other with CPU, be used for being connected with the non-volatile type memorizer communication; Store start-up routine in the described ROM (read-only memory), described random access memory comprises first memory block and second memory block; When powering in system, carries out the described start-up routine that is stored in the ROM (read-only memory), by described non-volatile type memorizer interface, described first memory block is arrived in the operating system nucleus program copy that is stored in the non-volatile type memorizer, switching first memory block simultaneously is the program area, jumps to the described first memory block executive system kernel program then; After described operating system nucleus program was carried out, according to task scheduling priority, with the system task program that is stored in the non-volatile type memorizer, by described non-volatile type memorizer interface, it was medium pending to copy to described second memory block.
After the described operating system nucleus program that copies in first memory block was carried out, with the system's common tasks program that is stored in the non-volatile type memorizer, by described non-volatile type memorizer interface, it was medium pending to copy to described first memory block; Medium pending system task program is the particular task program to second memory block by the operating system nucleus program copy.
The described start-up routine that is stored in the ROM (read-only memory), after described first memory block is arrived in the system kernel program copy, to be stored in the system's common tasks program in the non-volatile type memorizer again, by described non-volatile type memorizer interface, it is medium pending to copy to described first memory block; Medium pending system task program is the particular task program to second memory block by the system kernel program copy.
Describedly copy to operating system nucleus program in first memory block when control task is switched, Yun Hang high-priority task is not in described first and second memory block if desired, then by described non-volatile type memorizer interface, to copy to described second memory block medium pending with being stored in high-priority task in the non-volatile type memorizer.
Described non-volatile type memorizer is a NAND FLASH storer.
Described random access memory also comprises the system-specific data field, is used for memory system data.
Described chip further comprises direct store access controller, by address bus and data bus, links to each other with the non-volatile type memorizer interface with CPU, is used for controlling from non-volatile type memorizer to described first memory block and the second memory block reproducer.
The present invention also provides a kind of method that the program space of embedded system is expanded, and comprises the steps:
(1) the non-volatile type memorizer interface is set in embedded system chip, and by address bus and data bus, CPU, the ROM (read-only memory) integrated with chip internal link to each other with random access memory;
(2) storage space with random access memory is divided into first memory block and second memory block;
(3) non-volatile type memorizer is linked to each other with described embedded system chip by described non-volatile type memorizer interface;
(4) start-up routine is stored in the described ROM (read-only memory), operating system nucleus program and the different intervals of system task procedure stores in described non-volatile type memorizer;
Carry out when (5) the described start-up routine that is stored in the ROM (read-only memory) powers in system, by described non-volatile type memorizer interface, described first memory block is arrived in the operating system nucleus program copy that is stored in the non-volatile type memorizer, switching described first memory block simultaneously is the program area, jumps to the described first memory block executive system kernel program then;
(6) after described operating system nucleus program was carried out, according to task scheduling priority, with the system task program that is stored in the non-volatile type memorizer, by described non-volatile type memorizer interface, it was medium pending to copy to described second memory block.
Wherein:
Described step (4) further also is stored in system's common tasks program between the given zone of described non-volatile type memorizer;
Described step (6), after the operating system nucleus program in first memory block of copying to was carried out, with the system's common tasks program that is stored in the non-volatile type memorizer, by described non-volatile type memorizer interface, it was medium pending to copy to described first memory block; Medium pending system task program is the particular task program to second memory block by the operating system nucleus program copy.
Described step (4) further also is stored in system's common tasks program between the given zone of described non-volatile type memorizer;
Described step (5), be stored in the start-up routine in the ROM (read-only memory), after described first memory block is arrived in the operating system nucleus program copy, to be stored in the system's common tasks program in the non-volatile type memorizer again, by described non-volatile type memorizer interface, it is medium pending to copy to described first memory block; In step (6), medium pending system task program is the particular task program to second memory block by the operating system nucleus program copy.
Described method further comprises step:
(7) describedly copy to operating system nucleus program in first memory block when control task is switched, Yun Hang high-priority task is not in described first and second memory block if desired, then by described non-volatile type memorizer interface, to copy to described second memory block medium pending with being stored in high-priority task in the non-volatile type memorizer.
Described non-volatile type memorizer is a NAND FLASH storer.
Described step (2), further the storage space with random access memory marks off the system-specific data field, is used for memory system data.
Program copy process in described step (5) and the step (6) is to carry out under the control of the integrated direct store access controller of chip internal.
Described step (4) is stored in the program in the non-volatile type memorizer, and in when compiling, to need be in the program of the same memory region operation of chip internal, its corresponding compiling address be identical.
Described step (7), operating system nucleus program keep priority task within limits and move in second memory block when control task is switched, the sign that whether need move in second memory block as task program by the priority of task; In the task handoff procedure, utilize the priority of task program to judge whether the running space of task to be moved should be in second memory block; If not, the switching of then directly finishing the work, operation higher priority task; If should in second memory block, move, then from non-volatile type memorizer, duplicate the high-priority task program in second memory block, move this task program in second memory block then.
The present invention is directed to the embedded system of using NAND FLASH, make full use of the limited program space of chip internal, and chip internal program area, the multiplexing characteristics in data field, the program that realized is moved from NAND FLASH, both expanded the program space of system, reduced the cost of system again, and the method for the invention need take the GPIO of system resource, the more program storage in high capacity space.
Description of drawings
Fig. 1 is the system chart of a kind of embedded chip program space expansion of the embodiment of the invention;
Fig. 2 is a distribution diagram between the memory block of buffer memory 1, buffer memory 2 common configuration patterns of the embodiment of the invention;
Fig. 3 is that buffer memory 1 is a distribution diagram between the memory block of program area configuration under the buffer memory 1, buffer memory 2 shadow configuration modes of the embodiment of the invention;
Fig. 4 is that buffer memory 1,2 all is a distribution diagram between the memory block of program area configuration under the buffer memory 1, buffer memory 2 shadow configuration modes of the embodiment of the invention;
Fig. 5 is the composition frame chart of the firmware of the embodiment of the invention;
Fig. 6 is the firmware operational flow diagram of the embodiment of the invention;
Fig. 7 be the embodiment of the invention buffer memory 1, buffer memory 2 and NAND FLASH synoptic diagram is set, in order to support the expanding system program space;
Fig. 8 is the process flow diagram of the extender space-wise of the embodiment of the invention.
Embodiment
Common 8/16 single-chip microcomputers adopt the Harvard structure that program storage, data-carrier store is separated addressing, and this method is at the characteristics of 8/16 single-chip microcomputers, by revising the reading and writing control mode of 8/16 single-chip microcomputers, carried out particular design soft, hardware, the system that makes both can utilize the program storage of random access memory as system, can be used as the data-carrier store of system again, accomplished the multiplexing of program storage, data-carrier store; Storer will use as the program area of system, the read operation of byte must can be carried out, and NAND FLASH can not carry out the read-write operation of byte, be merely able to the base unit of page or leaf (page size is 512 bytes or 2k byte) as operation, its characteristics have determined NAND FLASH to be not suitable as the program storage area of system, this method is by switching the unique design of its relevant kernel code to system task, when making system can be implemented in task to switch from NAND FLASH program of file copy code function in real time.
Core of the present invention is the design and the using method of buffer memory: the RAM district to system has carried out particular design, makes it both can be used as the data field and uses, and can be used as the program area again and uses; When using as the program area, particular design by system software can make different program (task) operate in this interval (such as the big or small 4k bytes of being in this interval, 10 tasks can then be equivalent to the program space and expand 36k bytes at this space motion).
As shown in Figure 1, for the system chart of a kind of embedded chip when supporting 8/16 Single Chip Microcomputer (SCM) program spatial spread, be integrated with 8/16 bit CPU kernels, BOOT ROM, DMAController, RAM at chip internal; Support interfaces such as NAND FLASH Interface, GPIO simultaneously.
Wherein:
BOOT ROM: be the start-up code district, at first move the program in BOOT ROM interval behind system power-on reset, the function of start-up code comprises:
(1) copy function: copy function system kernel and certain applications program are to buffer memory work from NAND FLASH;
(2) switching buffer memory 1 district is the program area, and so-called " switching " is to finish by the switching of the control signal of hardware;
(3) jump to the interval beginning of RAM executive utility.
DMA Controller: need not the participation of CPU, realize from NAND FLASH copies data to the RAM district.Can improve the speed of copying data by DMA Controller, thereby improve the task switching speed of system;
NAND FLASH Interface: the hardware interface with NAND FLASH communication is provided;
RAM: the data field of system;
SFR: the special function register of single-chip microcomputer;
Buffer memory 1, buffer memory 2: random access memory, both can be used as the program area and used, can be used as the data field again and use;
Especially, buffer memory is exactly special RAM, with just in logic division of the difference of RAM.Physically, they can be same RAM (cause whole RAM both to can be used as the data field and use, can be used as the program area again and use), or different RAM.The mode of operation of buffer memory 1 and buffer memory 2 can be configured by software, and configuration mode comprises: common configuration pattern and shadow configuration mode.
Under the common configuration pattern, firmware moves in BOOT ROM, and buffer memory 1 and buffer memory 2 use as the data field of system, can be from NAND FLASH the program of file copy code to buffer memory 1, buffer memory 2; The storage interval division as shown in Figure 2, is distribution diagram between the common-mode memory block.
Under the shadow configuration mode, in two kinds of situation:
(a) buffer memory 1 uses as the system program district, and buffer memory 2 uses as system data area, the memory block
Distribute as shown in Figure 3;
(b) buffer memory 1, buffer memory 2 use as the program area of system simultaneously, and the memory block is distributed as shown in Figure 4.
These three kinds of situations are in the implementation procedure that software has been described, implementation: buffer memory has been carried out subregion, and the kernel (this upgrading of kernel of operating system is used) of a part of interval down operation system, another part exists as the running space of different task.
In embedded chip of the present invention system, firmware is wherein formed as shown in Figure 5, and firmware mainly comprises:
Boot Loader: be the activation code block of system, be kept at BOOT ROM district.When system power-on reset, copy Os Kernel, Universal Task are to buffer memory 1 from NAND FLASH; Switching buffer memory 1 is the system program district; Jump to buffer memory 1 district, executive system utilities;
OS Kernel: operating system nucleus code module, the task scheduling of realization system, the function in extender space;
Universal Task: common tasks, only when electrification reset, from NANDFLASH, copy buffer memory 1 to by Boot loader, do not need to repeat copy; Be mainly frequent task or the function of use in the system;
Special Task: special duty, promptly can moving in identical program space buffer memory 2 of task can comprise a plurality of special duties with the extender space in the system; Thereby realize the expansion in system program space.
As shown in Figure 6, the main process flow diagram for the operation of firmware back-up system comprises:
Step 601 is provided with buffer memory 1 and is the data field;
Step 602, the copy code is to buffer memory 1 from NAND FLASH;
Step 603, switching buffer memory 1 is the program area;
Step 604, the beginning multitask running.
After the firmware operation is carried out initialization to system, in order to move more large program (greater than the maximum program space of chip internal) in the limited program space of chip internal, utilize buffer memory 2 spaces of chip internal, all tasks are the characteristics of serial operation on microcosmic: the multiplexing space of buffer memory 2 spaces as the program expansion, be that a plurality of tasks can be moved in buffer memory 2, need the extender space, as shown in Figure 7, the set-up mode figure that is used for buffer memory 1, buffer memory 2 and the NAND FLASH of the expanding system program space.Wherein, all Special Task task codes are kept at the different interval of NAND FLASH, and the running space of all Special Task codes all points to buffer memory 2 data fields, and promptly Dui Ying Special Task task run position all is a buffer memory 2.
At the disclosed characteristic of UCOSII operating system nucleus, revise the task handover mechanism of kernel, keep priority task within the specific limits at buffer memory 2 space motions, the priority by task is as the sign of judging whether task code need be moved in buffer memory 2.As shown in Figure 8, be the process flow diagram of extender space-wise, the back (step 801) that begins to execute the task judges whether that a task termination need carry out task and switch (step 802), if do not need, then returns step 801, continues to carry out current task; If desired, then to carry out task and switch, at first utilize running space that the priority of task judges task to be moved whether in buffer memory 2, judge promptly whether high-priority task operates in the buffer memory 2 (step 803); If not in buffer memory 2, then directly switching, the running space of waiting to move high-priority task carries out high-priority task (step 807); If in buffer memory 2, then switching buffer memory 2, the running space of waiting to move high-priority task is data field (step 804); Then, copy high-priority task code to be moved (step 805) in the buffer memory 2 from NAND FLASH; Afterwards, switch buffer memory 2 again and be program area (step 806); In buffer memory 2, the code (step 807) of executing the task.
Because the particular form of task expansion, all Special Task operate in identical program space buffer memory 2, therefore the setting that need be correlated with to compiling:
1. gradation compiling: the corresponding compiling of the task of operation address is identical in buffer memory 2;
2. program is preserved: according to the difference of the priority of task, the code of each move of task is saved in the different intervals of NAND FLASH respectively in buffer memory 2;
3. move the function feature in the buffer memory: require corresponding function code support to reenter attribute.
The method in 8/16 general single-chip microcomputer extender spaces is to utilize general input (GPIO, General Purpose Input/Output) as the address wire of system, realize the expansion of the addressable program space, the GPIO resource that needs system, and the capacity of program storage also must be expanded; This method is not needing to take the GPIO of system resource, and more the program storage in high capacity space moves program from NAND FLASH, has realized the expansion of the program space.
Utilize the present invention can realize following specific function:
1, all application programs can be moved in the chip internal buffer memory;
Whether 2, the application program of system is carried out code detection in the process of implementation automatically needs copy, and dynamically the copy code moves in chip internal buffer memory 1, buffer memory 2 from NAND FLASH;
3, utilize limited ram space, fully the program space of expanding system;
4, realize the upgrade function of system firmware.

Claims (16)

1, a kind of embedded system chip, comprise ROM (read-only memory) and random access memory, by address bus and data bus, link to each other with CPU, it is characterized in that, also comprise the non-volatile type memorizer interface, by address bus and data bus, link to each other with CPU, be used for being connected with the non-volatile type memorizer communication; Store start-up routine in the described ROM (read-only memory), described random access memory comprises first memory block and second memory block; When powering in system, carries out the described start-up routine that is stored in the ROM (read-only memory), by described non-volatile type memorizer interface, described first memory block is arrived in the operating system nucleus program copy that is stored in the non-volatile type memorizer, switching first memory block simultaneously is the program area, jumps to the described first memory block executive system kernel program then; After described operating system nucleus program was carried out, according to task scheduling priority, with the system task program that is stored in the non-volatile type memorizer, by described non-volatile type memorizer interface, it was medium pending to copy to described second memory block.
2, chip as claimed in claim 1, it is characterized in that, after the described operating system nucleus program that copies in first memory block is carried out, with the system's common tasks program that is stored in the non-volatile type memorizer, by described non-volatile type memorizer interface, it is medium pending to copy to described first memory block; Medium pending system task program is the particular task program to second memory block by the operating system nucleus program copy.
3, chip as claimed in claim 1, it is characterized in that, the described start-up routine that is stored in the ROM (read-only memory), after described first memory block is arrived in the system kernel program copy, to be stored in the system's common tasks program in the non-volatile type memorizer again, by described non-volatile type memorizer interface, it is medium pending to copy to described first memory block; Medium pending system task program is the particular task program to second memory block by the system kernel program copy.
4, chip as claimed in claim 1, it is characterized in that, describedly copy to operating system nucleus program in first memory block when control task is switched, Yun Hang high-priority task is not in described first and second memory block if desired, then by described non-volatile type memorizer interface, to copy to described second memory block medium pending with being stored in high-priority task in the non-volatile type memorizer.
5, chip as claimed in claim 1 is characterized in that, described non-volatile type memorizer is a NAND FLASH storer.
6, chip as claimed in claim 1 is characterized in that, described random access memory also comprises the system-specific data field, is used for memory system data.
7, chip as claimed in claim 1, it is characterized in that, further comprise direct store access controller, by address bus and data bus, link to each other with the non-volatile type memorizer interface with CPU, be used for controlling from non-volatile type memorizer to described first memory block and the second memory block reproducer.
8, a kind of method that the program space of embedded system is expanded is characterized in that, comprises the steps:
(1) the non-volatile type memorizer interface is set in embedded system chip, and by address bus and data bus, CPU, the ROM (read-only memory) integrated with chip internal link to each other with random access memory;
(2) storage space with random access memory is divided into first memory block and second memory block;
(3) non-volatile type memorizer is linked to each other with described embedded system chip by described non-volatile type memorizer interface;
(4) start-up routine is stored in the described ROM (read-only memory), operating system nucleus program and the different intervals of system task procedure stores in described non-volatile type memorizer;
Carry out when (5) the described start-up routine that is stored in the ROM (read-only memory) powers in system, by described non-volatile type memorizer interface, described first memory block is arrived in the operating system nucleus program copy that is stored in the non-volatile type memorizer, switching described first memory block simultaneously is the program area, jumps to the described first memory block executive system kernel program then;
(6) after described operating system nucleus program was carried out, according to task scheduling priority, with the system task program that is stored in the non-volatile type memorizer, by described non-volatile type memorizer interface, it was medium pending to copy to described second memory block.
9, method as claimed in claim 8 is characterized in that:
Described step (4) further also is stored in system's common tasks program between the given zone of described non-volatile type memorizer;
Described step (6), after the operating system nucleus program in first memory block of copying to was carried out, with the system's common tasks program that is stored in the non-volatile type memorizer, by described non-volatile type memorizer interface, it was medium pending to copy to described first memory block; Medium pending system task program is the particular task program to second memory block by the operating system nucleus program copy.
10, method as claimed in claim 8 is characterized in that:
Described step (4) further also is stored in system's common tasks program between the given zone of described non-volatile type memorizer;
Described step (5), be stored in the start-up routine in the ROM (read-only memory), after described first memory block is arrived in the operating system nucleus program copy, to be stored in the system's common tasks program in the non-volatile type memorizer again, by described non-volatile type memorizer interface, it is medium pending to copy to described first memory block; In step (6), medium pending system task program is the particular task program to second memory block by the operating system nucleus program copy.
11, method as claimed in claim 8 is characterized in that, further comprises step:
(7) describedly copy to operating system nucleus program in first memory block when control task is switched, Yun Hang high-priority task is not in described first and second memory block if desired, then by described non-volatile type memorizer interface, to copy to described second memory block medium pending with being stored in high-priority task in the non-volatile type memorizer.
12, method as claimed in claim 8 is characterized in that, described non-volatile type memorizer is a NAND FLASH storer.
13, method as claimed in claim 8 is characterized in that, described step (2), and further the storage space with random access memory marks off the system-specific data field, is used for memory system data.
14, method as claimed in claim 8 is characterized in that, the program copy process in described step (5) and the step (6) is to carry out under the control of the integrated direct store access controller of chip internal.
15, method as claimed in claim 8 is characterized in that, described step (4) is stored in the program in the non-volatile type memorizer, and in when compiling, to need be in the program of the same memory region operation of chip internal, its corresponding compiling address be identical.
16, method as claimed in claim 11, it is characterized in that, described step (7), the operating system nucleus program is when control task is switched, keep priority task within limits and in second memory block, move, the sign that whether need in second memory block, move as task program by the priority of task; In the task handoff procedure, utilize the priority of task program to judge whether the running space of task to be moved should be in second memory block; If not, the switching of then directly finishing the work, operation higher priority task; If should in second memory block, move, then from non-volatile type memorizer, duplicate the high-priority task program in second memory block, move this task program in second memory block then.
CNB2006100013488A 2006-01-19 2006-01-19 Embedded chip and its program space extension method Expired - Fee Related CN100365574C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2006100013488A CN100365574C (en) 2006-01-19 2006-01-19 Embedded chip and its program space extension method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2006100013488A CN100365574C (en) 2006-01-19 2006-01-19 Embedded chip and its program space extension method

Publications (2)

Publication Number Publication Date
CN1801092A true CN1801092A (en) 2006-07-12
CN100365574C CN100365574C (en) 2008-01-30

Family

ID=36811121

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2006100013488A Expired - Fee Related CN100365574C (en) 2006-01-19 2006-01-19 Embedded chip and its program space extension method

Country Status (1)

Country Link
CN (1) CN100365574C (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101706788A (en) * 2009-11-25 2010-05-12 惠州Tcl移动通信有限公司 Cross-area access method for embedded file system
CN101872306A (en) * 2009-04-21 2010-10-27 京信通信系统(中国)有限公司 Embedded system for realizing software updating and software backup and implementation method thereof
CN101957761A (en) * 2009-07-20 2011-01-26 启碁科技股份有限公司 Method for updating program segment
CN102063275A (en) * 2010-12-31 2011-05-18 武汉烽火网络有限责任公司 Embedded system and adaptive method of memory expansion thereof
CN102193809A (en) * 2010-03-09 2011-09-21 西门子公司 Method for operating an automation system
CN102662913A (en) * 2012-03-29 2012-09-12 佛山华芯微特科技有限公司 Method and MCU (microcontroller unit) chip for improving storage performance of MCU
CN106940649A (en) * 2016-01-04 2017-07-11 希姆通信息技术(上海)有限公司 The method of updating mobile terminal

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1400533A (en) * 2001-08-03 2003-03-05 群鼎视讯科技股份有限公司 Embedded memory structure and its access method
CN1302390C (en) * 2002-07-25 2007-02-28 联想(北京)有限公司 Method and apparatus for using NOT-AND flash as system memory
CN100353346C (en) * 2002-09-20 2007-12-05 联发科技股份有限公司 Embedding system and instruction prefetching device and method thereof
CN1280720C (en) * 2004-05-20 2006-10-18 安徽现代电视技术有限公司 Fixing method for embedded operating system
CN2716909Y (en) * 2004-06-25 2005-08-10 中国科学院自动化研究所 Minimum system architecture design based on ARM embedded microprocessor

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101872306A (en) * 2009-04-21 2010-10-27 京信通信系统(中国)有限公司 Embedded system for realizing software updating and software backup and implementation method thereof
CN101872306B (en) * 2009-04-21 2013-03-20 京信通信系统(中国)有限公司 Embedded system for realizing software updating and software backup and implementation method thereof
CN101957761A (en) * 2009-07-20 2011-01-26 启碁科技股份有限公司 Method for updating program segment
CN101957761B (en) * 2009-07-20 2013-03-20 启碁科技股份有限公司 Method for updating program segment
CN101706788A (en) * 2009-11-25 2010-05-12 惠州Tcl移动通信有限公司 Cross-area access method for embedded file system
CN101706788B (en) * 2009-11-25 2012-11-14 惠州Tcl移动通信有限公司 Cross-area access method for embedded file system
US8666521B2 (en) 2010-03-09 2014-03-04 Siemens Aktiengesellschaft Method for operating an automation system
CN102193809A (en) * 2010-03-09 2011-09-21 西门子公司 Method for operating an automation system
CN102193809B (en) * 2010-03-09 2015-08-19 西门子公司 For running the method for automated system
CN102063275A (en) * 2010-12-31 2011-05-18 武汉烽火网络有限责任公司 Embedded system and adaptive method of memory expansion thereof
CN102063275B (en) * 2010-12-31 2013-06-19 武汉烽火网络有限责任公司 Embedded system and adaptive method of memory expansion thereof
CN102662913A (en) * 2012-03-29 2012-09-12 佛山华芯微特科技有限公司 Method and MCU (microcontroller unit) chip for improving storage performance of MCU
CN106940649A (en) * 2016-01-04 2017-07-11 希姆通信息技术(上海)有限公司 The method of updating mobile terminal

Also Published As

Publication number Publication date
CN100365574C (en) 2008-01-30

Similar Documents

Publication Publication Date Title
CN1801092A (en) Embedded chip and its program space extension method
CN105453044B (en) Techniques for distributed processing task portion assignment
CN1270239C (en) Processing system or tast control method on computer system and and computer program
CN1279472C (en) Cache memory system and digital signal processor structure
CN1717645A (en) Apparatus and method for multi-threaded processors performance control
KR102309798B1 (en) SR-IOV based non volatile memory controller and method for dynamically allocating resources to queues by the non volatile memory controller
CN1652253A (en) Memory card and semiconductor device
JP2015164074A (en) Extended utilization area for memory device
CN1556474A (en) On line upgrading method of software and its device
CN1932788A (en) Data processing system and data processor
CN1869915A (en) Memory card providing hardware acceleration for read operations
CN103019955B (en) The EMS memory management process of PCR-based AM main memory application
CN1357124A (en) System and method for performing context switching and rescheduling of processor
CN1864138A (en) Memory management with defragmentation in a computing device
CN1478224A (en) System and methodfor power management in Java accelerator environment
CN1553338A (en) Starting method and system of central processing unit
CN102567220A (en) Cache access control method and Cache access control device
CN1704912A (en) Address translator and address translation method
CN1945541A (en) Processing operation information transfer control system and method
CN1127022C (en) Method and apparatus for processing data with address mapping
CN1163834C (en) Interrupt control system
CN200953143Y (en) Virtual hardware system
CN1287287C (en) Method for realizing on-line renewing data based on control system
CN1867895A (en) Method and device for operating a secondary operating system auxiliary to a primary operating system
CN1270253C (en) Large-scale integrated circuit comprising central processing unit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080130

Termination date: 20120119