CN1722144B - 设计和制造lsi的系统和方法以及电子束数据生成系统 - Google Patents
设计和制造lsi的系统和方法以及电子束数据生成系统 Download PDFInfo
- Publication number
- CN1722144B CN1722144B CN2005100848882A CN200510084888A CN1722144B CN 1722144 B CN1722144 B CN 1722144B CN 2005100848882 A CN2005100848882 A CN 2005100848882A CN 200510084888 A CN200510084888 A CN 200510084888A CN 1722144 B CN1722144 B CN 1722144B
- Authority
- CN
- China
- Prior art keywords
- patterned layers
- lsi
- patterning
- layout data
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
Abstract
Description
Claims (14)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-210482 | 2004-07-16 | ||
JP2004210482A JP4464218B2 (ja) | 2004-07-16 | 2004-07-16 | Lsi設計システム、lsi設計方法、及びレイアウトデータ構造 |
JP2004210482 | 2004-07-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1722144A CN1722144A (zh) | 2006-01-18 |
CN1722144B true CN1722144B (zh) | 2011-02-09 |
Family
ID=35600893
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2005100848882A Expired - Fee Related CN1722144B (zh) | 2004-07-16 | 2005-07-18 | 设计和制造lsi的系统和方法以及电子束数据生成系统 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7370304B2 (zh) |
JP (1) | JP4464218B2 (zh) |
CN (1) | CN1722144B (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105426556B (zh) * | 2014-09-19 | 2020-07-31 | 北京华大九天软件有限公司 | 版图设计规则文件中图层关系的可视化分析方法 |
KR102532200B1 (ko) * | 2015-12-09 | 2023-05-12 | 삼성전자 주식회사 | 테스트 패턴, 반도체 소자의 테스트 방법, 및 집적 회로의 레이아웃 설계를 위한 컴퓨터 구현 방법 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1237781A (zh) * | 1998-05-29 | 1999-12-08 | 日本电气株式会社 | 掩模的制造方法 |
US6308143B1 (en) * | 1996-02-21 | 2001-10-23 | Matsushita Electric Industrial Co., Ltd. | Layout input apparatus, layout input method, layout verification apparatus, and layout verification method |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3822009B2 (ja) * | 1999-11-17 | 2006-09-13 | 株式会社東芝 | 自動設計方法、露光用マスクセット、半導体集積回路装置、半導体集積回路装置の製造方法、および自動設計プログラムを記録した記録媒体 |
JP2002368088A (ja) * | 2001-06-05 | 2002-12-20 | Fujitsu Ltd | ダミーパターン発生工程とlcr抽出工程とを有するlsi設計方法及びそれを行うコンピュータプログラム |
-
2004
- 2004-07-16 JP JP2004210482A patent/JP4464218B2/ja not_active Expired - Fee Related
-
2005
- 2005-07-15 US US11/181,925 patent/US7370304B2/en not_active Expired - Fee Related
- 2005-07-18 CN CN2005100848882A patent/CN1722144B/zh not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6308143B1 (en) * | 1996-02-21 | 2001-10-23 | Matsushita Electric Industrial Co., Ltd. | Layout input apparatus, layout input method, layout verification apparatus, and layout verification method |
CN1237781A (zh) * | 1998-05-29 | 1999-12-08 | 日本电气株式会社 | 掩模的制造方法 |
Also Published As
Publication number | Publication date |
---|---|
US7370304B2 (en) | 2008-05-06 |
CN1722144A (zh) | 2006-01-18 |
JP2006031469A (ja) | 2006-02-02 |
JP4464218B2 (ja) | 2010-05-19 |
US20060015837A1 (en) | 2006-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8196080B2 (en) | Method and system for routing | |
US4377849A (en) | Macro assembler process for automated circuit design | |
US6829754B1 (en) | Method and system for checking for power errors in ASIC designs | |
US9552450B2 (en) | Determining a user-specified location in a graphical user interface of an electronic design automation tool | |
JP2006196627A (ja) | 半導体装置、及び半導体装置の設計プログラム | |
US6532572B1 (en) | Method for estimating porosity of hardmacs | |
US8510702B2 (en) | Interactive routing editor with symbolic and geometric views for integrated circuit layout | |
CN104063559A (zh) | 大规模集成电路分布计算的布局合法化方法及其系统 | |
KR20150093472A (ko) | 더블 패터닝 공정을 위한 디자인 레이아웃 디콤포지션 방법 | |
EP0742527B1 (en) | Method and system for producing a technology-independent integrated circuit design | |
CN1722144B (zh) | 设计和制造lsi的系统和方法以及电子束数据生成系统 | |
JPH0421910B2 (zh) | ||
TW202403585A (zh) | 具有非較佳方向曲線配線的積體電路 | |
US6223327B1 (en) | Cell hierarchy verification method and apparatus for LSI layout | |
JPH0677324A (ja) | 導体部分のレイアウトデータの変換方法及びその装置 | |
US6189129B1 (en) | Figure operation of layout for high speed processing | |
JP2002149725A (ja) | 3次元展開データ作成装置及び3次元展開データ作成方法 | |
JP2001159809A (ja) | マスクパターン設計装置、マスクパターン設計方法およびマスクパターン設計プログラムを格納したコンピュータ読取り可能な記録媒体 | |
US20080141197A1 (en) | Semiconductor device design method, semiconductor device design system, and computer program | |
Newton | A survey of computer aids for VLSI layout | |
BAEK et al. | Cell Designer: An automatic placement and routing tool for the mixed design of macro and standard cells | |
Kureichik et al. | Algorithms and Models of ECE Module Connections Routing | |
JPH0324749A (ja) | セルレイアウトライブラリの生成方法及び半導体集積回路のレイアウト方法 | |
Farlow | Machine aids to the design of ceramic substrates containing integrated circuit chips | |
JPH04107952A (ja) | 配線禁止領域生成装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: HU NAN QIU ZEYOU PATENT STRATEGIC PLANNING CO., LT Free format text: FORMER OWNER: QIU ZEYOU Effective date: 20101029 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 410005 28/F, SHUNTIANCHENG, NO.185, FURONG MIDDLE ROAD, CHANGSHA CITY, HU NAN PROVINCE TO: 410205 JUXING INDUSTRY BASE, NO.8, LUJING ROAD, CHANGSHA HIGH-TECH. DEVELOPMENT ZONE, YUELU DISTRICT, CHANGSHA CITY, HU NAN PROVINCE |
|
TA01 | Transfer of patent application right |
Effective date of registration: 20101105 Address after: Kanagawa, Japan Applicant after: Renesas Electronics Corporation Address before: Kanagawa, Japan Applicant before: NEC Corp. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110209 Termination date: 20140718 |
|
EXPY | Termination of patent right or utility model |