CN1665154A - An embedded system in-band reset method and apparatus thereof - Google Patents

An embedded system in-band reset method and apparatus thereof Download PDF

Info

Publication number
CN1665154A
CN1665154A CN 200410026408 CN200410026408A CN1665154A CN 1665154 A CN1665154 A CN 1665154A CN 200410026408 CN200410026408 CN 200410026408 CN 200410026408 A CN200410026408 A CN 200410026408A CN 1665154 A CN1665154 A CN 1665154A
Authority
CN
China
Prior art keywords
reset
control unit
main control
resets
unit plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200410026408
Other languages
Chinese (zh)
Other versions
CN100340947C (en
Inventor
张博山
胡珊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZTE Corp
Original Assignee
ZTE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZTE Corp filed Critical ZTE Corp
Priority to CNB2004100264082A priority Critical patent/CN100340947C/en
Publication of CN1665154A publication Critical patent/CN1665154A/en
Application granted granted Critical
Publication of CN100340947C publication Critical patent/CN100340947C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Multi Processors (AREA)
  • Bus Control (AREA)

Abstract

The invention discloses an inband resetting method and device for embedded system, and the device comprises a signal bridging/exchanging chip of master control board and at least a signal bridging/exchanging chip of non-master control unit board, the two chips intercommunicate by their inband channels and their inband protocols contain universal reset commands; and the device also comprised a centralized reset management module, arranged on the non-master control unit board and connected with the universal reset input/output port of the signal bridging/exchanging chip on the same non-master control unit board, and connected with the reset ports of all the chips on the same board. The method includes the steps: the master control board transmits universal reset command to an appointed non-master control unit board by the said device, and the signal bridging/exchanging chip of the appointed non-master control unit board analyzes the command and transmits the reset command to the centralized reset management module in the board, where the said module transmits the reset command to all the chips in the same board and completes the resetting of the appointed non-master control unit board.

Description

The method and the device thereof that reset in a kind of embedded system band
Technical field
The present invention relates to the embedded system field, be specifically related to (in-band) resets in a kind of embedded system band method and device thereof.
Background technology
Development along with broadband network, in the Application and Development process of embedded system, requirement to embedded system internal control and reliability thereof is more and more higher, and wherein the management that resets to non-main control unit plate is most important, a most basic bookkeeping of embedded system.
In the prior art, common way is that embedded master control borad passes through the specific control and management passage of system, and is mutual with the CPU of non-main control unit plate, manages, and this mode requires non-main control unit plate that cpu controller must be arranged.The potential risk of this " soft " mode is the CPU software systems on non-main control unit plate in case collapse, and then can't move by the telecommunication management agreement of this CPU operation, and master control borad will thoroughly lose the control to non-main control unit plate, and reset operation is not then known where to begin.
Another way is to increase reset circuit on all non-main control unit plates, control by reset bus, finish and reset, this has explanation in the specification " reset control circuit and its implementation " of Chinese patent application number 01129631.3, but the disadvantage of this kind " firmly " mode is to increase extra circuit overhead, need set up a large amount of reset lines as system's slave board, and realize difficult, very complicated.
Present all kinds of business chip, as Ethernet, ATM (Asynchronous Transfer Mode, Asynchronous Transfer Mode) mutual chip, bus bridge chip etc. all can provide (in-band) control channel in the band, but these control channels are confined to all chip itself is managed.
Summary of the invention
The purpose of this invention is to provide a kind of method and device thereof that resets in the embedded system band of very strong versatility that have, make system under the situation of outband management channel failure, still can recover normal by reset operation.This embedded system for the non-main control unit plate that has used no cpu controller is particularly useful.
Technical scheme of the present invention is as follows:
The device that resets in a kind of embedded system band, comprise the signal bridging/exchange chip that is positioned on the master control borad, and be positioned at least one signal bridging/exchange chip on the non-main control unit plate, it is characterized in that the described signal bridging/exchange chip that is positioned on the master control borad is positioned at least one point-to-point connection of signal bridging/exchange chip on the non-main control unit plate with described.
Described device wherein, describedly is positioned at the signal bridging/exchange chip on the master control borad and describedly is positioned at least one signal bridging/exchange chip on the non-main control unit plate and communicates by its in-band channel.
Described device, wherein, comprise universal reset in the agreement in its band, when master control borad CPU when the described signal bridging/exchange chip that is positioned on the master control borad sends reset instruction, described signal bridging/the exchange chip that is positioned on the master control borad correspondingly generates described universal reset, and be positioned at least one signal bridging/exchange chip on the non-main control unit plate and send described universal reset to described, describedly be positioned at least one this universal reset of signal bridging on the non-main control unit plate.
Described device wherein, describedly is positioned at least one signal bridging/exchange chip on the non-main control unit plate and all is provided with the general I/O port that resets, this general I/O port output reset command that resets.
Described device, wherein, described device also comprises the concentrated administration module that resets that is positioned on the non-main control unit plate, and the described described general I/O port that resets of the signal bridging/exchange chip on reset administration module and the same non-main control unit plate of concentrating links to each other, and receives its reset command.
Described device, wherein, the described reset pin of concentrating each chip on the same non-main control unit plate of administration module tandem that resets sends reset signal by the reset pin to described each chip, and each chip is resetted.
Described device, wherein, the described concentrated administration module that resets is the CPLD module.
The method that resets in a kind of embedded system band, it is characterized in that, the non-main control unit plate of the appointment of embedded system may further comprise the steps: when need carry out reset operation, master control borad sends described universal reset for the non-main control unit plate of described appointment by described device, this universal reset of signal bridging of the non-main control unit plate of described appointment, in plate, concentrate the administration module that resets to send reset command by the described general I/O port that resets, concentrate the reset pin of administration module each chip in plate that resets to send reset signal in the described plate, finish resetting of the non-main control unit plate of described appointment.
Adopt technique scheme,, still can make system recover normal again by reset operation even embedded system is inner under the situation of embedded management channel failure.The present invention designs succinctly, need not extra hardware circuit, has reduced the complexity of system, has improved the reliability of system, is convenient to realize Long-distance Control.
Description of drawings
Fig. 1 is that system of the present invention forms schematic diagram;
Fig. 2 is the schematic flow sheet that resets of the present invention;
Fig. 3 is a schematic diagram of concentrating the management module controls chip reset that resets of the present invention.
Embodiment
Be described in further detail below in conjunction with the enforcement of accompanying drawing technical scheme of the present invention.
Fig. 1 has introduced system of the present invention and has formed, as shown in the figure, the CPU of master control borad links to each other by control line with signal bridging/exchange chip in the plate, signal bridging/the exchange chip of master control borad is the center by the signal bridging/exchange chip of control line and each non-main control unit plate with the master control borad, presses the point-to-point connection of star topology; Master control borad can both be controlled all non-main control unit plates like this.Signal bridging/the exchange chip that is positioned at each non-main control unit plate links to each other by holding wire with the concentrated administration module that resets of plate, concentrates the administration module that resets to link to each other with the reset pin of each chip in the plate again.Signal bridging/the exchange chip that is positioned on the master control borad communicates by its in-band channel with the signal bridging/exchange chip that is positioned on the non-main control unit plate; Comprise universal reset in the agreement in its band, when the signal bridging/exchange chip of master control borad CPU on being positioned at master control borad sends reset instruction, signal bridging/the exchange chip that is positioned on the master control borad correspondingly generates described universal reset, and the form of universal reset is as shown in table 1.
Table 1 universal reset form
Type (type) Address (address) Command code (OP) Value (value)
????oam ????peerID ????write ????1
Wherein:
The type field content: expression operation management maintain message,
The address field content: expression opposite end chip address,
The operation code field content: the expression read-write operation,
Codomain content: expression write operation value.
And to the signal bridging/exchange chip transmission universal reset that is positioned on the non-main control unit plate; Be positioned at this universal reset of signal bridging on the non-main control unit plate.Signal bridging/the exchange chip that is positioned on the non-main control unit plate all is provided with the general I/O port that resets, and this general I/O port output reset command that resets is to the interior concentrated administration module that resets of plate.The reset pin of concentrating the administration module that resets to pass through each chip in plate sends reset signal, and each chip is resetted.
General inside such as professional bridge joint/exchange chip all provide in-band channel, but are confined to the management to similar chip itself.The in-band management agreement is expanded in present chip design, increases universal reset, for the use that resets of other chips of veneer.This also is a kind of extension of management concept.
Fig. 2 has introduced the schematic flow sheet that resets of the present invention, as shown in the figure, when the non-main control unit plate of the appointment of embedded system need carry out reset operation, master control borad is given by signal bridging/exchange chip in the plate and is specified non-main control unit plate to send described universal reset, specify this universal reset of signal bridging of non-main control unit plate, in plate, concentrate the administration module that resets to send reset command by the general I/O port that resets, specify the reset pin of concentrated administration module each chip in plate that resets of non-main control unit plate to send reset signal, finish and specify resetting of non-main control unit plate.
Fig. 3 has introduced the schematic diagram of concentrating the management module controls chip reset that resets of the present invention, as shown in the figure, should concentrate the administration module that resets to constitute by complex programmable device (as CPLD), the reseting pin that compiles each peripheral chip, the complex programmable device is by the reset signal of received signal bridge joint/exchange chip, internal logic produces the independently reset signal to all peripheral chips, finishes resetting of all devices, and promptly whole veneer resets.
Because communicating by letter between the bridging device of master control borad and non-main control unit plate undertaken by the in-band management passage, the stability of Business Stream has guaranteed the reliability of management and it has been promoted to very high position in the band, and using in-band channel to manage is one of best way that guarantees embedded system internal control reliability.

Claims (8)

1, the device that resets in a kind of embedded system band, comprise the signal bridging/exchange chip that is positioned on the master control borad, and be positioned at least one signal bridging/exchange chip on the non-main control unit plate, it is characterized in that the described signal bridging/exchange chip that is positioned on the master control borad is positioned at least one point-to-point connection of signal bridging/exchange chip on the non-main control unit plate with described.
2, device according to claim 1 is characterized in that, describedly is positioned at the signal bridging/exchange chip on the master control borad and describedly is positioned at least one signal bridging/exchange chip on the non-main control unit plate and communicates by its in-band channel.
3, device according to claim 2, it is characterized in that, comprise universal reset in the agreement in its band, when master control borad CPU when the described signal bridging/exchange chip that is positioned on the master control borad sends reset instruction, described signal bridging/the exchange chip that is positioned on the master control borad correspondingly generates described universal reset, and be positioned at least one signal bridging/exchange chip on the non-main control unit plate and send described universal reset to described, describedly be positioned at least one this universal reset of signal bridging on the non-main control unit plate.
4, device according to claim 3 is characterized in that, describedly is positioned at least one signal bridging/exchange chip on the non-main control unit plate and all is provided with the general I/O port that resets, this general I/O port output reset command that resets.
5, device according to claim 4, it is characterized in that, described device also comprises the concentrated administration module that resets that is positioned on the non-main control unit plate, the described described general I/O port that resets of the signal bridging/exchange chip on reset administration module and the same non-main control unit plate of concentrating links to each other, and receives its reset command.
6, device according to claim 5, it is characterized in that, the described reset pin of concentrating each chip on the same non-main control unit plate of administration module tandem that resets sends reset signal by the reset pin to described each chip, and each chip is resetted.
7, device according to claim 6 is characterized in that, the described concentrated administration module that resets is the CPLD module.
8, the method that resets in a kind of embedded system band, it is characterized in that, the non-main control unit plate of the appointment of embedded system may further comprise the steps: when need carry out reset operation, master control borad sends described universal reset for the non-main control unit plate of described appointment by described device, this universal reset of signal bridging of the non-main control unit plate of described appointment, in plate, concentrate the administration module that resets to send reset command by the described general I/O port that resets, concentrate the reset pin of administration module each chip in plate that resets to send reset signal in the described plate, finish resetting of the non-main control unit plate of described appointment.
CNB2004100264082A 2004-03-04 2004-03-04 An embedded system in-band reset method and apparatus thereof Expired - Lifetime CN100340947C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2004100264082A CN100340947C (en) 2004-03-04 2004-03-04 An embedded system in-band reset method and apparatus thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2004100264082A CN100340947C (en) 2004-03-04 2004-03-04 An embedded system in-band reset method and apparatus thereof

Publications (2)

Publication Number Publication Date
CN1665154A true CN1665154A (en) 2005-09-07
CN100340947C CN100340947C (en) 2007-10-03

Family

ID=35036074

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100264082A Expired - Lifetime CN100340947C (en) 2004-03-04 2004-03-04 An embedded system in-band reset method and apparatus thereof

Country Status (1)

Country Link
CN (1) CN100340947C (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007009394A1 (en) * 2005-07-21 2007-01-25 Huawei Technologies Co., Ltd. A method for cascade communication device resetting
CN101184012B (en) * 2007-12-27 2010-09-29 中兴通讯股份有限公司 Interface management method for broadband remote access server
CN101997815A (en) * 2009-08-20 2011-03-30 华为技术有限公司 Exception recovery device and method of serial and parallel conversion interface
CN101325451B (en) * 2008-07-01 2011-11-30 中兴通讯股份有限公司 Resetting method for optical module and optical module thereof
WO2012012994A1 (en) * 2010-07-30 2012-02-02 中兴通讯股份有限公司 Device with unified shelf management architecture and management control method thereof
CN101729264B (en) * 2009-12-31 2013-02-27 中兴通讯股份有限公司 Reset method for network switching equipment and network switching equipment
CN103605415A (en) * 2013-12-10 2014-02-26 上海斐讯数据通信技术有限公司 Reset circuit, reset system and method supporting hot plug board card
CN105933142A (en) * 2016-04-08 2016-09-07 邦彦技术股份有限公司 Network element management method and device
CN105988541A (en) * 2015-02-06 2016-10-05 钜泉光电科技(上海)股份有限公司 Communication resetting method and system for electric energy metering chip
CN109388216A (en) * 2018-09-30 2019-02-26 新华三技术有限公司 The veneer and the network equipment of starter, the network equipment
WO2020135578A1 (en) * 2018-12-29 2020-07-02 中兴通讯股份有限公司 Resource management method and system for cpu-free single switching board, and storage medium
CN116301266A (en) * 2023-03-03 2023-06-23 无锡众星微系统技术有限公司 PCIe (peripheral component interconnect express) equipment in-band resetting method and device based on security authentication

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6636921B1 (en) * 1999-02-19 2003-10-21 Hewlett-Packard Development Company, Lp. SCSI repeater circuit with SCSI address translation and enable
CN1159859C (en) * 2000-12-19 2004-07-28 中兴通讯股份有限公司 Reset bus and interface apparatus
JP2002280880A (en) * 2001-03-16 2002-09-27 Matsushita Electric Ind Co Ltd Flip-flop circuit
CN1308789C (en) * 2002-01-29 2007-04-04 中兴通讯股份有限公司 Reset method

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007009394A1 (en) * 2005-07-21 2007-01-25 Huawei Technologies Co., Ltd. A method for cascade communication device resetting
CN101184012B (en) * 2007-12-27 2010-09-29 中兴通讯股份有限公司 Interface management method for broadband remote access server
CN101325451B (en) * 2008-07-01 2011-11-30 中兴通讯股份有限公司 Resetting method for optical module and optical module thereof
CN101997815A (en) * 2009-08-20 2011-03-30 华为技术有限公司 Exception recovery device and method of serial and parallel conversion interface
CN101997815B (en) * 2009-08-20 2013-01-02 华为技术有限公司 Exception recovery device and method of serial and parallel conversion interface
CN101729264B (en) * 2009-12-31 2013-02-27 中兴通讯股份有限公司 Reset method for network switching equipment and network switching equipment
WO2012012994A1 (en) * 2010-07-30 2012-02-02 中兴通讯股份有限公司 Device with unified shelf management architecture and management control method thereof
CN103605415A (en) * 2013-12-10 2014-02-26 上海斐讯数据通信技术有限公司 Reset circuit, reset system and method supporting hot plug board card
CN105988541A (en) * 2015-02-06 2016-10-05 钜泉光电科技(上海)股份有限公司 Communication resetting method and system for electric energy metering chip
CN105933142A (en) * 2016-04-08 2016-09-07 邦彦技术股份有限公司 Network element management method and device
CN109388216A (en) * 2018-09-30 2019-02-26 新华三技术有限公司 The veneer and the network equipment of starter, the network equipment
CN109388216B (en) * 2018-09-30 2020-08-14 新华三技术有限公司 Starting device, single board of network equipment and network equipment
WO2020135578A1 (en) * 2018-12-29 2020-07-02 中兴通讯股份有限公司 Resource management method and system for cpu-free single switching board, and storage medium
CN111385133A (en) * 2018-12-29 2020-07-07 中兴通讯股份有限公司 Resource management method and system
CN116301266A (en) * 2023-03-03 2023-06-23 无锡众星微系统技术有限公司 PCIe (peripheral component interconnect express) equipment in-band resetting method and device based on security authentication
CN116301266B (en) * 2023-03-03 2023-11-17 无锡众星微系统技术有限公司 PCIe (peripheral component interconnect express) equipment in-band resetting method and device based on security authentication

Also Published As

Publication number Publication date
CN100340947C (en) 2007-10-03

Similar Documents

Publication Publication Date Title
CN100340947C (en) An embedded system in-band reset method and apparatus thereof
JP6928189B2 (en) Storage device operating in multiple mode and system including it
CN101710314B (en) High-speed peripheral component interconnection switching controller and realizing method thereof
US4951280A (en) Method and apparatus for configuring data paths within a supernet station
CN108255755B (en) PCIE general multifunctional communication interface module based on FPGA
US7869886B2 (en) Control block with a point-to-point communication link between a control master module to be connected to a data bus and expansion slave modules
US8532086B1 (en) Method and system for multi level switch configuration
CN105379213B (en) For stacking the dedicated control path framework of packet switching exchange
WO2007061432A1 (en) Method and apparatus for enhancing universal serial bus applications
ES2162956T3 (en) PROCEDURE FOR COMMUNICATION TOLERANT TO LACK UNDER HIGH REAL TIME REQUIREMENTS.
CN1964285A (en) A master control device with double CPU and realization method
CN1700701A (en) Method and apparatuses for the physical layer initialization of a link-based system interconnect
CN106506625A (en) Four control servers and four control server communications methods
CN101697531A (en) Method, device and equipment for multiplexing port
EP1742126A3 (en) Providing redundant i/o adapters in machine and process controllers
CN117978759B (en) Interconnection device, high-performance exchange device and large-model all-in-one machine
CN102763087A (en) Method and system for realizing interconnection fault-tolerance between cpus
WO2020258917A1 (en) Data exchange chip and server
CN201388208Y (en) Multi-rate, multi-interface data message processing veneer based on ATCA
CN108712293A (en) Board managing method and the network equipment
CN1964286A (en) A master control device with double CPU
WO2014019346A1 (en) Dynamic link configuration device and method for multipath server
CN101247235B (en) Rack type equipment and its master control module and sub-module
CN210518371U (en) Network topology positioning device of transformer substation
KR100772188B1 (en) ATCA back-plane apparatus and ATCA switching system using the same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term

Granted publication date: 20071003

CX01 Expiry of patent term