CN1622418A - Switching unit for mean power supply of double battery - Google Patents

Switching unit for mean power supply of double battery Download PDF

Info

Publication number
CN1622418A
CN1622418A CN 200310112251 CN200310112251A CN1622418A CN 1622418 A CN1622418 A CN 1622418A CN 200310112251 CN200310112251 CN 200310112251 CN 200310112251 A CN200310112251 A CN 200310112251A CN 1622418 A CN1622418 A CN 1622418A
Authority
CN
China
Prior art keywords
link
integrated circuit
couples
resistance
battery
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200310112251
Other languages
Chinese (zh)
Other versions
CN100342614C (en
Inventor
吴佳泽
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitac Computer Shunde Ltd
Mitac International Corp
Original Assignee
Mitac Computer Shunde Ltd
Mitac International Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitac Computer Shunde Ltd, Mitac International Corp filed Critical Mitac Computer Shunde Ltd
Priority to CNB2003101122510A priority Critical patent/CN100342614C/en
Publication of CN1622418A publication Critical patent/CN1622418A/en
Application granted granted Critical
Publication of CN100342614C publication Critical patent/CN100342614C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Charge And Discharge Circuits For Batteries Or The Like (AREA)

Abstract

The change-over device for averaging power source with double batteries includes one operation amplifier, five resistors, two PMOS transistor, one NMOS transistor, and two IC's. The operation amplifier has its enable end connected to the first voltage and ground end grounded, and all the elements and device connected to constitute the change-over device. The change-over device is used to decide which battery of two is used for powering and to switch over the powering battery in case the powering battery has voltage lower than that of the idle battery.

Description

The switching device shifter that double cell is on average powered
Technical field
The invention relates to a kind of switching device shifter, and the switching device shifter of particularly on average powering relevant for a kind of double cell.
Background technology
When a system has two batteries with the supply system power supply, the mode that conventional practice normally adopts power supply simultaneously or separate type partly to power, the electric power output that distributes two batteries.Wherein, when two batteries are powered simultaneously, system is generally the electric weight that utilizes two batteries of process monitoring, with the electric power of two batteries of average output, but program is at the electric weight of detecting two batteries and during on average exporting the electric power of two batteries, because the relation that circulates in the program, cause electric weight that program can't two batteries of detecting real-time and the electric power of on average exporting two batteries, therefore, the mode that this kind powered simultaneously with two batteries, and the electric power of two batteries of mean allocation efficiently.As for when two batteries separate power supply, system switches and uses another battery with power supply for after the power drain of a battery.It is evident that the mode that this kind separates power supplies with two batteries, electric power that can't two batteries of mean allocation.So under two powered battery can't the situation of mean allocation, just the electric power of two batteries can't mean allocation under, be familiar with this skill as can be known, the electric power of two batteries is with easy approach exhaustion, and the electric power of two batteries can't be done the most effective utilization.
Summary of the invention
In view of this, the present invention proposes a kind ofly can determine what the person's power supply of two batteries according to the indivedual voltage of two batteries height, and the battery electric power of power supply more not the battery electric power of power supply hang down under the situation of certain value, switch to the powered battery of power supply not.
The present invention proposes the average power supply source switching device of a kind of double cell, comprising: operational amplifier, first resistance, second resistance, the 3rd resistance, the 4th resistance, the 5th resistance, a PMOS transistor, the 2nd PMOS transistor, nmos pass transistor, first integrated circuit and second integrated circuit.Wherein, operational amplifier has first input end, second input, output, activation end and earth terminal, and the activation end of operational amplifier couples first voltage, and the earth terminal of operational amplifier couples ground.First resistance has first link and second link, and second link of first resistance couples ground.Second resistance has first link and second link, and first link of second resistance couples second battery in the double cell, and second link of second resistance couples second input of operational amplifier.The 3rd resistance has first link and second link, and first link of the 3rd resistance couples first battery in the double cell, and second link of the 3rd resistance couples the first input end of operational amplifier.The 4th resistance has first link and second link, and first link of the 4th resistance couples second voltage.The 5th resistance has first link and second link, and second link of the 5th resistance couples ground.The one PMOS transistor has gate terminal, drain end and source terminal, and the gate terminal of a PMOS transistor couples the output of operational amplifier, the drain end of the one PMOS transistor couples first link of first resistance, then couples second input of operational amplifier as for the source terminal of a PMOS transistor.The 2nd PMOS transistor has gate terminal, drain end and source terminal, and the gate terminal of the 2nd PMOS transistor couples second link of the 4th resistance, the drain end of the one PMOS transistor couples first link of the 5th resistance, then couples the first input end of operational amplifier as for the source terminal of a PMOS transistor.Nmos pass transistor has gate terminal, drain end and source terminal, and the gate terminal of nmos pass transistor couples the output of operational amplifier, and the drain end of nmos pass transistor couples second link of the 4th resistance, then couples ground as for the source terminal of nmos pass transistor.First integrated circuit has input, output and activation end, and the input of first integrated circuit couples first battery, and the activation end of first integrated circuit then couples the output of operational amplifier.Second integrated circuit has input, output and activation end, and the input of second integrated circuit couples second battery, the output of the output of second integrated circuit and first integrated circuit is coupled to a bit, then couple the drain end of nmos pass transistor as for the activation end of second integrated circuit, in addition, this point is the power output end of double cell.
In preferred embodiment of the present invention, the average power supply source switching device of double cell more comprises: first electric capacity and second electric capacity.Wherein, first electric capacity has first link and second link, and first link of first electric capacity couples first battery, and second link of first electric capacity couples ground.Second electric capacity has first link and second link, and first link of second electric capacity couples first battery, and second link of second electric capacity couples ground.
In sum, the present invention proposes the switching device shifter that a kind of double cell that uses operational amplifier, MOS transistor and integrated circuit is on average powered.By the current potential that double cell has difference in indivedual inputs of operational amplifier, control by what person in the double cell is exported as power supply with decision as the MOS transistor and the integrated circuit of switch.Therefore, the present invention can be according to the indivedual voltage of double cell height, what the person's power supply of decision double cell, and the battery electric power of power supply more not the battery electric power of power supply hang down under the situation of certain value, switch to the powered battery of power supply not.
Description of drawings
State with other purpose, feature and advantage and can become apparent on the present invention for allowing, preferred embodiment cited below particularly, and cooperate appended graphicly, be described in detail below:
The circuit block diagram of the switching device shifter that Fig. 1 on average powers for the double cell in the preferred embodiment of the present invention.
Embodiment
Please refer to Fig. 1, the circuit block diagram of the switching device shifter that it is on average powered for the double cell in the invention preferred embodiment.In this embodiment, the double cell switching device shifter 100 of on average powering is made up of operational amplifier 101, resistance R 1-R5, integrated circuit 109,111 and capacitor C 1, C2.Wherein, integrated circuit 109,111 is the integrated circuit with the two PMOS transistors that couple in back-to-back mode.
When the resistance R 3 in the switching device shifter 100 that double cell is on average powered, integrated circuit 109 and resistance R 2, integrated circuit 111 couple last first battery and second battery respectively, the running of the switching device shifter 100 that double cell is on average powered is as follows: when supposing beginning, the voltage of first battery is greater than the voltage of second battery and just be, operational amplifier 101 when promptly beginning it+voltage of input can be considered the voltage that second battery is provided via resistance R 2, its-voltage of input can be considered the voltage that first battery is provided via resistance R 3.Therefore operational amplifier 101 it+voltage of input less than its-voltage of input.Deduct-the multiple output of input terminal voltage according to being output as of operational amplifier 101+input terminal voltage, so the time operational amplifier 101 be output as low level (low) voltage, promptly the A voltage of ordering is low.
Because the voltage that this moment, A was ordered is low, therefore, the gate terminal voltage of PMOS transistor 103 is low, and its source terminal is by accepting the positive voltage that second battery is provided via resistance R 2, its drain end is via resistance R 1 ground connection, so the time PMOS transistor 103 state for opening (ON).By it seems via resistance R 2, B point, PMOS transistor 103, resistance R 3 to the loop on ground by second battery, the voltage that B is ordered is the dividing potential drop of voltage on resistance R 1 of second battery, and promptly the B voltage of ordering is by the drop-down positive voltage * R1/ that is provided by second battery (R1+R2).
The voltage of ordering at A be low simultaneously, the G1 of integrated circuit 109, G2 end (being the indivedual gate terminal of back-to-back PMOS transistor) is low, its D2, D2 end (being the drain end group of back-to-back PMOS transistor one) receives the positive voltage that first battery is provided, its S1, S2 end (being the indivedual source terminal of back-to-back PMOS transistor) couples mutually, so be familiar with this skill person as can be known, the positive voltage that the D1 of integrated circuit 109, D1 end (being its drain end group of two of back-to-back PMOS transistor) output first battery is provided.
Also the voltage of ordering at A be low simultaneously, the gate terminal voltage of nmos pass transistor 107 also is low, its source terminal ground connection, high levle (high) voltage that its drain termination is provided via resistance R 4 by a positive voltage VBATSW, so be familiar with this skill person as can be known, the state of the nmos pass transistor 107 of this moment is for closing (OFF).
Also the voltage of ordering at A be low simultaneously, because the state of nmos pass transistor 107 is OFF, therefore the gate of PMOS transistor 105 is accepted the high voltage that a voltage source V BATSW is provided via resistance R 4, its drain end is via resistance R 5 ground connection, its source terminal is accepted the positive voltage that first battery is provided via resistance R 3, so PMOS transistor 105OFF.In view of the above, the C voltage of ordering (operational amplifier 101 it-input) is by receiving the positive voltage that first battery is provided via resistance R 3.Just operational amplifier 101 it-voltage of input is still by receiving the positive voltage that first battery is provided via resistance R 3.
From the above, the voltage of ordering at A be low simultaneously, nmos pass transistor 107 is OFF with the state of PMOS transistor 105, therefore, the voltage that D is ordered is equivalent to the high voltage that voltage source V BATSW itself is provided.So the G1 of integrated circuit 111, the voltage of G2 end are high, are familiar with this skill person also as can be known, the D1 of integrated circuit, D1 hold the positive voltage that its D2, D2 hold second battery that received to be provided are not provided.
So the switching device shifter 100 that double cell is on average powered is at the beginning the time, the positive voltage that is provided with first battery is as the output voltage of the power output end of double cell.
When the first battery continued power, promptly when the electric weight of first battery slowly reduced, (positive voltage that is provided by first battery slowly reduces) also slowly was provided the voltage that C is ordered.When the voltage (positive voltage * R1/ that the B point voltage is still provided by second battery (R1+R2)) that the voltage of ordering up to C is ordered than B is low, just operational amplifier it-input terminal voltage less than its+during input terminal voltage, operational amplifier 101 be output as high voltage, promptly the A point voltage is high.
In like manner, when the A point voltage was high, D1, D1 that D1, the D1 of PMOS transistor 103OFF, integrated circuit 109 end stops to export positive voltage that first battery provided, nmos pass transistor 107ON, integrated circuit 111 held and begin to export the positive voltage that second battery is provided.
And because nmos pass transistor 107ON, the high voltage that voltage source V BATSW provided, part will drop on the resistance R 4, therefore the gate terminal voltage of PMOS transistor 105 is not high, add its source terminal accept positive voltage that first battery provided via resistance R 3 with and the drain end via resistance R 5 ground connection, so PMOS transistor 105ON.And first battery via resistance R 3, PMOS transistor 105 and resistance R 5 to ground, form the loop, and the C point voltage is pulled down to positive voltage * R5/ (R3+R5) that this moment, first battery was provided.
Scrutablely be, when the second battery continued power, less than first battery during in positive voltage * R5/ (R3+R5) that the C point is provided, the output beginning of operational amplifier 101 transfers low to up to the B point voltage, and first battery is taken over and continued power supply.
In addition, it should be noted that, use the purpose of the integrated circuit 109,111 with back-to-back PMOS transistor more to comprise the electric leakage that prevents first, second battery respectively in this embodiment, capacitor C 1, C2 then are respectively as the output waveform of filtering first, second battery.
Comprehensively above-mentioned, the invention provides the switching device shifter that a kind of double cell that uses operational amplifier, MOS transistor and integrated circuit is on average powered.By the voltage that double cell has difference in indivedual inputs of operational amplifier, control by what person in the double cell is exported as power supply with decision as the MOS transistor and the integrated circuit of switch.Therefore, the present invention can be according to the indivedual voltage of double cell height, what the person's power supply of decision double cell, and the battery electric power of power supply more not the battery electric power of power supply hang down under the situation of certain value, switch to the powered battery of power supply not.So the present invention can reach the power supply of mean allocation double cell really.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; anyly have the knack of this operator; without departing from the spirit and scope of the invention; when can doing various changes and retouching, so the present invention's protection range attached rights protection scope person of defining after looking is as the criterion.

Claims (9)

1. average power supply source switching device of double cell is characterized in that comprising:
One operational amplifier has first input end, second input, output, activation end and earth terminal, and the activation end of this operational amplifier couples one first voltage, and the earth terminal of this operational amplifier couples ground;
One first resistance has first link and second link, and second link of this first resistance couples ground;
One second resistance has first link and second link, and first link of this second resistance one of couples in this double cell second battery, and second link of this second resistance couples second input of this operational amplifier;
One the 3rd resistance has first link and second link, and first link of the 3rd resistance one of couples in this double cell first battery, and second link of the 3rd resistance couples the first input end of this operational amplifier;
One the 4th resistance has first link and second link, and first link of the 4th resistance couples one second voltage;
One the 5th resistance has first link and second link, and second link of the 5th resistance couples ground;
One the one PMOS transistor, have gate terminal, drain end and source terminal, the gate terminal of the one PMOS transistor couples the output of this operational amplifier, the drain end of the one PMOS transistor couples first link of this first resistance, and the source terminal of a PMOS transistor couples second input of this operational amplifier;
One the 2nd PMOS transistor, have gate terminal, drain end and source terminal, the gate terminal of the 2nd PMOS transistor couples second link of the 4th resistance, the drain end of the one PMOS transistor couples first link of the 5th resistance, and the source terminal of a PMOS transistor couples the first input end of this operational amplifier;
One nmos pass transistor, have gate terminal, drain end and source terminal, the gate terminal of this nmos pass transistor couples the output of this operational amplifier, and the drain end of this nmos pass transistor couples second link of the 4th resistance, and the source terminal of this nmos pass transistor couples ground;
One first integrated circuit has input, output and activation end, and the input of this first integrated circuit couples this first battery, and the activation end of this first integrated circuit couples the output of this operational amplifier; And
One second integrated circuit, have input, output and activation end, the input of this second integrated circuit couples this second battery, the output of the output of this second integrated circuit and this first integrated circuit is coupled to a bit, the activation end of this first integrated circuit couples the drain end of this nmos pass transistor, wherein, this point is the power output end of this double cell.
2. the average power supply source switching device of double cell as according to claim 1 also comprises:
One first electric capacity has first link and second link, and first link of this first electric capacity couples first link of the 3rd resistance, and second link of this first electric capacity couples ground.
3. the average power supply source switching device of double cell according to claim 1 is characterized in that also comprising:
One second electric capacity has first link and second link, and first link of this second electric capacity couples first link of this second resistance, and second link of this second electric capacity couples ground.
4. the average power supply source switching device of double cell according to claim 1, it is characterized in that: this first integrated circuit is constituted with a back-to-back coupling mode by two PMOS transistors.
5. as the average power supply source switching device of double cell as described in the claim 4, it is characterized in that: this first integrated circuit is a FDS6975 integrated circuit.
6. as the average power supply source switching device of double cell as described in the claim 5, it is characterized in that: this first integrated circuit has first gate terminal, second gate terminal, the first drain end group, the second drain end group, first source terminal and second source terminal, first gate terminal of this first integrated circuit and second gate terminal are coupled to the output of this running amplifier jointly, the second drain end group of this first integrated circuit is coupled to this first battery jointly, the first drain end group of this first integrated circuit is coupled to the output of this second integrated circuit jointly, and first source terminal of this first integrated circuit couples mutually with second source terminal.
7. the average power supply source switching device of double cell according to claim 1, it is characterized in that: this second integrated circuit is constituted with a back-to-back coupling mode by two PMOS transistors.
8. as the average power supply source switching device of double cell as described in the claim 7, it is characterized in that: this second integrated circuit is a FDS6975 integrated circuit.
9. as the average power supply source switching device of double cell as described in the claim 8, it is characterized in that: this second integrated circuit has first gate terminal, second gate terminal, the first drain end group, the second drain end group, first source terminal and second source terminal, first gate terminal of this second integrated circuit and the second gate terminal coupled in common are in the output of this running amplifier, the second drain end group of this second integrated circuit is coupled to this second battery jointly, the first drain end group of this second integrated circuit is coupled to the output of this first integrated circuit jointly, and first source terminal and second source terminal of this second integrated circuit are coupled.
CNB2003101122510A 2003-11-24 2003-11-24 Switching unit for mean power supply of double battery Expired - Fee Related CN100342614C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2003101122510A CN100342614C (en) 2003-11-24 2003-11-24 Switching unit for mean power supply of double battery

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2003101122510A CN100342614C (en) 2003-11-24 2003-11-24 Switching unit for mean power supply of double battery

Publications (2)

Publication Number Publication Date
CN1622418A true CN1622418A (en) 2005-06-01
CN100342614C CN100342614C (en) 2007-10-10

Family

ID=34759662

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2003101122510A Expired - Fee Related CN100342614C (en) 2003-11-24 2003-11-24 Switching unit for mean power supply of double battery

Country Status (1)

Country Link
CN (1) CN100342614C (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100407543C (en) * 2006-06-27 2008-07-30 福建师范大学 Voltage regulator circuit of electronic apparatus power supplied by duplexing power sources with spare battery
CN101212147B (en) * 2006-12-26 2010-12-08 鸿富锦精密工业(深圳)有限公司 Power voltage supply circuit
CN102916468A (en) * 2012-10-19 2013-02-06 北京小米科技有限责任公司 Battery power supply circuit, battery power supply method and mobile terminal

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5523671A (en) * 1991-02-14 1996-06-04 Dell Usa, L.P. Charging system for battery powered devices
JPH0946914A (en) * 1995-07-31 1997-02-14 Oki Electric Ind Co Ltd Power supply and its charger
KR100536589B1 (en) * 1999-07-27 2005-12-14 삼성전자주식회사 battery powered electronic device and power supplying control method thereof

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100407543C (en) * 2006-06-27 2008-07-30 福建师范大学 Voltage regulator circuit of electronic apparatus power supplied by duplexing power sources with spare battery
CN101212147B (en) * 2006-12-26 2010-12-08 鸿富锦精密工业(深圳)有限公司 Power voltage supply circuit
CN102916468A (en) * 2012-10-19 2013-02-06 北京小米科技有限责任公司 Battery power supply circuit, battery power supply method and mobile terminal

Also Published As

Publication number Publication date
CN100342614C (en) 2007-10-10

Similar Documents

Publication Publication Date Title
US7281141B2 (en) Bypass discharge path for a power sourcing equipment
CN109742839A (en) A kind of charging control circuit and system of bootstrap capacitor
CN208479470U (en) Adjustable voltage output circuit
CN205490115U (en) Switching power supply circuit
CN201041734Y (en) LCD power supply circuit and LCD
CN110224479A (en) Power-down protection device, control system and power-down protection method thereof
CN105406845B (en) A kind of PMOS switches off control circuit and for electric installation
CN205160851U (en) Two unification powers
CN1622418A (en) Switching unit for mean power supply of double battery
CN206758359U (en) Relay control circuit and power supply circuit
CN218783715U (en) High-low side drive control circuit and control system
CN219960153U (en) Battery cell protection circuit and battery cell management system
CN204681274U (en) A kind of brshless DC motor metal-oxide-semiconductor drive circuit
CN108696113A (en) A kind of Switching Power Supply shutdown delay circuit
CN202353659U (en) Circuit for inputting video signal
CN109787349A (en) A kind of UPS circuit, power circuit and electronic equipment
CN212367649U (en) Control device and storage cabinet
CN209088807U (en) Dc-link capacitance discharge circuit
CN106685224A (en) Self-adaptive voltage regulator
CN209217948U (en) A kind of DC-DC circuit and device with over-voltage protecting function
CN101753052B (en) Pulse width modulating switch power source and power supply control method thereof
CN218499017U (en) Voltage conversion circuit and electronic device
CN215042612U (en) Automobile load power supply module and automobile
CN101873735B (en) LED (light-emitting diode) backlight working circuit
CN215680066U (en) Backlight protection system, interactive intelligent tablet and intelligent equipment

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20071010

Termination date: 20151124