CN1571121A - Copper electroplating method - Google Patents
Copper electroplating method Download PDFInfo
- Publication number
- CN1571121A CN1571121A CN 03141565 CN03141565A CN1571121A CN 1571121 A CN1571121 A CN 1571121A CN 03141565 CN03141565 CN 03141565 CN 03141565 A CN03141565 A CN 03141565A CN 1571121 A CN1571121 A CN 1571121A
- Authority
- CN
- China
- Prior art keywords
- copper
- electroplating
- seed layer
- present
- oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
The invention is a copper plating method for copper manufacture procedure, diluting low-concentration H2O2 washing liquor by deionized water, washing a substrate formed with copper seed layer so as to form copper oxide on the surface of the copper seed layer, then placing the substrate in an electrolyte containing CuSO4 and H2SO4 to eliminate the copper oxide, and finally executing copper plating to grow copper seamlessly on the new-exposed copper seed layer, thus obtaining substantially defect- free copper wire and/or bolt.
Description
Technical Field
The present invention relates to copper electroplating, and more particularly to copper electroplating for forming copper lines in semiconductor copper processing.
Background
In recent years, with the remarkable improvement of miniaturization of integrated circuits, aluminum wires in metallization processes belonging to the back-end of the integrated circuit process have been replaced by copper wires with smaller electrical conductivity, i.e., copper wires formed by the so-called copper process. For example, in a copper process, a so-called damascene structure (damascene structure) is formed, and after forming a barrier layer and/or a seed layer in the damascene structure, a copper wire is formed by electroplating copper. In the integrated circuit manufacturing process, contaminants such as organic substances may remain during the manufacturing and inspection processes. Although these residues are well controlled, as integrated circuits continue to shrink in feature size as they become smaller, the negative impact of these contaminants becomes more pronounced, making it increasingly difficult to achieve defect-free copper fills.
Disclosure of Invention
In view of the above problems, it is an object of the present invention to provide a copper electroplating method capable of removing contaminants on a barrier layer and/or a seed layer to expose a new copper layer so that copper can be deposited from the new copper layer during electroplating to seamlessly grow copper when performing copper electroplating.
The invention relates to a copper electroplating method; the method comprises the following steps: a cleaning step of diluting low-concentration H with deionized water2O2Cleaning the substrate with the copper seed layer by the formed cleaning solution so as to form copper oxide on the surface of the copper seed layer; a copper oxide removal step of exposing the substrate to a solution containing copper sulfate (CuSO)4) And sulfuric acid (H)2SO4) Removing the copper oxide on the copper seed layer; and an electroplating step of performing copper electroplating to grow copper on the exposed new copper seed layer.
In the copper plating method according to the present invention, H in the cleaning liquid2O2In the range of 10PPM to 9% and for a washing time of about 1-10 seconds, and then dried, for example, by spinning.
Further, according to the copper electroplating method of the present invention, the copper oxide removal step is completed within one second, and then the electroplating step is immediately performed.
Furthermore, according to the copper electroplating method of the present invention, the copper oxide removal step and the electroplating step may be performed substantially simultaneously.
According to the copper electroplating method of the present invention, the wettability of the electrolyte to narrow features can be increased and the surface copper oxide can be removed together with unwanted contaminants to expose a new copper layer before the copper starts electroplating, thereby obtaining electroplated copper with good quality.
According to the present invention, the conventional electroplating machine can be implemented with only a slight modification of hardware to add a cleaning solution, and thus, the equipment investment can be reduced, but a copper wire having excellent performance can be obtained, and thus, a semiconductor device can be manufactured with high productivity, significantly reducing the production cost.
Furthermore, according to the present invention, it is possible to obtain copper grown seamlessly simply and easily, and perform copper electroplating at room temperature without deteriorating any important interface, and to form a copper wiring reliably at low cost.
Drawings
The above and other objects and advantages of the present invention will become more apparent in the description of the embodiments with reference to the accompanying drawings, in which:
FIG. 1 is an embodiment of a damascene structure to be formed with copper lines and/or copper plugs;
FIG. 2 is a cleaning process for explaining an embodiment of a copper electroplating method according to the present invention;
FIG. 3 is a schematic diagram illustrating a copper oxide layer removal process according to an embodiment of the copper electroplating method of the present invention; and
fig. 4 shows the final copper wire and/or copper plug formed according to an embodiment of the copper electroplating method of the present invention.
Detailed Description
An embodiment of copper plating for fabricating copper conductors in an integrated circuit according to the present invention will be described below with reference to the accompanying drawings. It is to be understood that the following description is intended to be illustrative only and is not intended to be limiting. Additionally, the figures are not drawn to scale in order to provide a clearer illustration.
In the following description, the process steps and corresponding structures according to embodiments of the present invention do not cover a complete process for manufacturing a complete IC circuit, but may be adapted to other processes in different IC circuits in the semiconductor technology field for manufacturing a desired complete IC circuit.
Fig. 1 is an embodiment of a damascene structure to be formed with copper lines and/or copper plugs, using an embodiment of a copper electroplating method according to the present invention, prior to copper electroplating. As shown in FIG. 1, 101 is SiO2Layer as an interlayer metal dielectric in SiO2A trench is formed in layer 101 and in SiO2A barrier/seed layer 102 is formed on layer 101 by Physical Vapor Deposition (PVD). For simplicity, only one trench is shown in FIG. 1, butHowever, the number of grooves may be more than one. In addition, the black particles in fig. 1 represent organic substances or unwanted contaminants P attached to the surface of the seed layer during the manufacturing process or the inspection process.
Next, in the following, an embodiment of a copper electroplating method according to the present invention will be described by taking the damascene structure shown in fig. 1 as an example.
According to the present embodiment, the copper electroplating method mainly includes three processes, which are a cleaning process, a copper oxide layer removal process, and an electroplating process.
First, the cleaning procedure is explained. As shown in FIG. 2, in the cleaning procedure, H is diluted with deionized water2O2To form a dilution H2O2The solution RS cleans the damascene structure as shown in fig. 1. According to this example, diluted H2O2Solution RS is diluted with deionized water and contains 3% H2O2Low concentration of oxdol (oxydol). The damascene structure, after immersion in the dilute solution RS thus obtained, forms a thin copper oxide layer of about 50A thickness on the copper seed layer and improves the wettability of the narrow features by the electrolyte ES, facilitating the copper electroplating process. The chemical reaction for the formation of the above copper oxide is as follows:
this pre-cleaning step can be performed in the cleaning and drying chamber of a Sabre plating machine manufactured by Novellus or an iECP plating machine manufactured by Applied Materials, with only slight hardware modifications to add diluted H2O2And (4) dissolving.
Then, refer toFIG. 3 illustrates a new copper layer exposure process according to the present embodiment. After the cleaning process is completed and the desired thin oxide film is formed on the copper seed layer, the damascene structure is placed in the electrolyte solution ES for a very short time, e.g., less than one second, and the copper oxide layer formed in the cleaning process consists essentially of copper sulfate (CuSO)2) And sulfuric acid (H)2SO4) The formed electrolyte solution ES is rapidly dissolved away, organic matters or unnecessary contaminants originally attached to the surface of the seed layer are removed as the copper oxide is dissolved in the electrolyte solution ES, and a new uncontaminated copper seed layer is exposed to serve as an initial layer for copper electroplating in a subsequent electroplating process. The chemical reaction of copper oxide with the electrolyte ES is as follows:
finally, immediately after the oxide removal process is completed by placing the damascene structure in the electrolyte ES, an electroplating process is performed to seamlessly deposit and grow the copper wire and/or the copper plug 104 as shown in fig. 4. The electroplating process may be a general electroplating process, i.e., electroplating is performed by placing appropriate electrodes into the electrolyte ES and then applying appropriate currents.
According to the present invention, the conventional electroplating machine can perform the present invention with only slight modification of hardware, and thus, the equipment investment can be reduced, but the copper wire and/or the copper plug having excellent performance can be obtained, and thus the semiconductor device can be manufactured with high yield, and the production cost can be remarkably reduced. In addition, the present invention can simply and easily perform copper electroplating, and can perform copper electroplating at room temperature without deteriorating any important interface, reliably obtain seamless grown copper, significantly improve production efficiency and reduce production cost.
In the above, the present invention is described in terms of preferred embodiments, but the present invention is not limited to the above preferred embodiments, and various modifications and changes can be made by those skilled in the art without departing from the spirit and scope of the present invention, and the scope of the present invention is limited only by the scope defined in the following claims and the equivalents thereof.
Claims (3)
1. A copper electroplating method for copper plating process; the method comprises the following steps:
a cleaning step of diluting low-concentration H with deionized water2O2Cleaning the substrate with the copper seed layer so as to form copper oxide on the surface of the copper seed layer;
a copper oxide removing step of placing the substrate in an electrolyte containing copper sulfate and sulfuric acid to remove the copper oxide on the copper seed layer; and an electroplating step of performing copper electroplating to grow copper on the exposed new copper seed layer.
2. The copper plating process of claim 1, wherein the cleaning solution has a H content2O2Is 10PPM to 9%. The copper plating method of claim 1 wherein the plating step is performed immediately after the copper oxide removal step is performed for less than one second.
3. The copper electroplating method of claim 1, wherein the copper oxide removal step is performed substantially simultaneously with the electroplating step.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 03141565 CN1571121A (en) | 2003-07-11 | 2003-07-11 | Copper electroplating method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 03141565 CN1571121A (en) | 2003-07-11 | 2003-07-11 | Copper electroplating method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN1571121A true CN1571121A (en) | 2005-01-26 |
Family
ID=34470963
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 03141565 Pending CN1571121A (en) | 2003-07-11 | 2003-07-11 | Copper electroplating method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1571121A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101724877B (en) * | 2008-10-21 | 2012-05-23 | 中芯国际集成电路制造(北京)有限公司 | Electroplating method |
CN108350596A (en) * | 2015-11-12 | 2018-07-31 | 三菱电机株式会社 | The forming method of Cu coating, the manufacturing method of substrate with Cu coating and the substrate with Cu coating |
-
2003
- 2003-07-11 CN CN 03141565 patent/CN1571121A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101724877B (en) * | 2008-10-21 | 2012-05-23 | 中芯国际集成电路制造(北京)有限公司 | Electroplating method |
CN108350596A (en) * | 2015-11-12 | 2018-07-31 | 三菱电机株式会社 | The forming method of Cu coating, the manufacturing method of substrate with Cu coating and the substrate with Cu coating |
CN108350596B (en) * | 2015-11-12 | 2020-06-09 | 三菱电机株式会社 | Method for forming Cu plating layer, method for manufacturing substrate with Cu plating layer, and substrate with Cu plating layer |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3452515B2 (en) | Microstructure having electromigration resistance and method of manufacturing the same | |
KR100279323B1 (en) | Process for integrated circuit wiring | |
DE102013111452B4 (en) | Semiconductor devices and semiconductor processing methods | |
CN1790663A (en) | Semiconductor component and method for manufacture copper lead | |
JP2002506927A (en) | Apparatus and method for electrolytically depositing metal on a work member | |
CN1770404A (en) | Cleaning solution and method for cleaning semiconductor device by using the same | |
CN1444259A (en) | Method for mfg. semiconductor device | |
CN1203531C (en) | Cleaning liquid component and cleaning process crystal wafer | |
DE102005063089A1 (en) | A method of reducing contamination by providing an etch stop layer on the substrate edge | |
CN1571121A (en) | Copper electroplating method | |
US8329584B2 (en) | Method of manufacturing semiconductor device | |
CN1690253A (en) | Electrolyte for copper plating | |
US20040171277A1 (en) | Method of forming a conductive metal line over a semiconductor wafer | |
CN1296973C (en) | Method for cleaning wave pattern structure of semiconductor wafer in mfg. semiconductor device | |
CN1397990A (en) | Mfg. method of semiconductor and treatment liquid | |
US6949465B2 (en) | Preparation process for semiconductor device | |
CN100352018C (en) | Method of preventing tungsten plug from corrosion | |
TWI221315B (en) | New method to improve the performance of electroplating | |
JP2002515645A (en) | Method and manufacturing tool structure for use in forming one or more metallization levels in a workpiece | |
CN1610078A (en) | Method for removing stripping of wafer edge | |
CN1956164A (en) | Semiconductor device fabrication method | |
US7344998B2 (en) | Wafer recovering method, wafer, and fabrication method | |
CN1139978C (en) | Method of manufacturing semiconductor device | |
US20230123307A1 (en) | Electronic device having chemically coated bump bonds | |
KR100431086B1 (en) | Method of forming a copper wiring in a semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C12 | Rejection of a patent application after its publication | ||
RJ01 | Rejection of invention patent application after publication |