CN1466347A - High speed data link control protocol receiving processing module and data processing/method - Google Patents
High speed data link control protocol receiving processing module and data processing/method Download PDFInfo
- Publication number
- CN1466347A CN1466347A CNA021229945A CN02122994A CN1466347A CN 1466347 A CN1466347 A CN 1466347A CN A021229945 A CNA021229945 A CN A021229945A CN 02122994 A CN02122994 A CN 02122994A CN 1466347 A CN1466347 A CN 1466347A
- Authority
- CN
- China
- Prior art keywords
- data
- frame
- port
- state
- high speed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Communication Control (AREA)
Abstract
This invention relates to a HDLC protocol receiving process module and its data process method, in which, the module is composed of a port arbitration module, a receiving HDLC protocol processor and a module of state memory. The data process method is that N-port shared data process pipelines provide arbitration to the port arbitration module and send data to be processed to the receiving HDLC protocol processor orderly according to priorities which reads out the state data of its belonged HDLC channel from the state memory module to be processed in pipeline and write back the new state data to the memory. Using one parallel HDLC protocol receiving processor to process all port data streams.
Description
Technical field
The invention belongs to the network interconnection apparatus, network interconnection technical field, particularly the structural design and the data processing method thereof of high speed data link control (HDLC) protocol receiving processing module.
Background technology
The serial communication control chip that in communication equipments such as router, switch, need use usually, and often need to control simultaneously multiport, multichannel data flow, also promptly mean and to carry out transmission/reception processing of high speed data link control (HDLC) agreement simultaneously to a plurality of passages of a plurality of ports.
The HDLC agreement is in the second layer of OSI(Open Systems Interconnection) seven layer network reference models: data link layer.The data frame structure of HDLC agreement as shown in Figure 1, among the figure: it is initial, the frame end mark of frame that the HDLC Frame is counted 7E (0x7E) with 16 systems, before the frame end symbol, also have a frame check field (FCS) to be used for carrying out the frame check (CRC) of data, this field is an Optional Field, can not have frame check.Fill with 0x7E or 0xFF between frame and the frame, two successive frames can be shared a 0x7E as frame initial sum frame end.In addition, mistake occurs during as if frame of transmission, then can send out frame abortion sign (0xFF), show that these frame data are wrong, find that when receiving the company 1 more than 7 just thinks that frame abortion identifies.When sending, owing in the data 0x7E may be arranged also, for fear of thinking the 0x7E in the data by mistake to be frame identification, need to use the zero insertion function: in data and frame check field,, just do not had frame identification in data and the frame check field like this if find to have 5 companies 1 just to insert one zero in the back of 5 companies 1.At this moment will use zero delete function at receiving terminal: in data and frame check field, have 5 companies 1 just zero of closelying follow later to be removed, thereby recover former data as if finding.
The structure of existing a kind of serial communication controller chip comprises as shown in Figure 2: PLIM, protocol process module, first-in first-out buffer (FIFO), direct memory visit (DMA) module and peripheral element extension interface (PCI) module; Wherein, the PLIM module is responsible for the interface with OSI Reference Model ground floor physical layer, the serial data that physical layer is received becomes the 8bit parallel data and gives protocol process module, or gives physical layer process with the data that the 8bit parallel data that protocol process module sends becomes serial.
Protocol process module comprises HDLC protocol process module and asynchronous serial port protocol process module, carries out the protocol processes of synchronous HDLC serial ports and asynchronous serial port respectively, and the protocol processes of asynchronous serial port and the present invention are irrelevant, no longer introduces.
The structure of HDLC protocol process module is made up of a reception HDLC protocol process module and a transmission HDLC protocol process module as shown in Figure 3.These two modules are separate, the data that handle to receive respectively and the data of transmission, the work that the system that makes can full duplex.
Wherein receive the function that protocol process module will be finished:
1. support M HDLC passage;
2. support N port, each port can have a plurality of HDLC passages simultaneously;
3. support transparent transmission;
Frame begin, the automatic detection of frame end;
5. support that the frame of sharing begins and frame end mark;
6. support zero delete function;
7.16 position/32 CRC frame checks;
8. the detection of frame check mistake and length/weak point frame mistake;
9. the exchange of high low-order bit in the support byte;
10. support the port data negate.
The structure of existing reception HDLC protocol process module as shown in Figure 4, it receives HDLC protocol processor, status register, state arbitration modules and one by N and exports arbitration modules and form.
Receive the data processing method and the existing problem of HDLC protocol process module for convenience of explanation, the reception of carrying out the HDLC agreement with 256 passages to 16 ports is treated to example below.
As can see from Figure 4, use existing reception serial HDLC protocol process module that the serial data of 16 ports is handled, need 16 (one of each port) and receive the HDLC protocol processor, but because each HDLC passage has a large amount of intermediate data (about bit more than 100) to need to preserve, so 16 processors must carry out the access of 256 HDLC passage intermediate data by a shared status register, therefore the action need of status register is arbitrated.Simultaneously since be 16 receive the HDLC protocol processors simultaneously rearwards the first-in first-out buffer (FIFO) in the circuit send data, therefore also need here to arbitrate.The arbitration in these places becomes the bottleneck of system speed, so even improve the speed of each processor, the speed of port can not effectively improve.Use this scheme at master clock during as 33MHz, the maximum port speed of each port at most also can only reach about 8Mbps, and owing to will use 16 to receive the HDLC protocol processors, the chip area that takies is also very big.
Summary of the invention
The objective of the invention is in order to overcome the weak point of prior art, a kind of high speed data link control protocol receiving processing module and data processing method thereof are proposed, it is fast to make it have processing speed, and taking area of chip can increasing and linear increase the advantage of highly versatile with port.
The present invention proposes a kind of high speed data link control protocol receiving processing module, it is characterized in that, comprises a port arbitration modules, a reception high speed data link control protocol processor and a status register module; Wherein, the input of said port arbitration modules is connected with N port simultaneously, the input of said reception high speed data link control protocol processor links to each other with this port arbitration modules output, with said two-way connection of status register module, this output that receives the high speed data link control protocol processor links to each other with the input of the first-in first-out buffer of back circuit simultaneously.
The present invention also proposes a kind of data processing method that is used for above-mentioned high speed data link control protocol receiving processing module, it is characterized in that, may further comprise the steps;
1) the port arbitration modules provides arbitration to N ports share data processing streamline, successively gives reception high speed data link control protocol processor according to the data that priority level is handled needs;
2) said reception high speed data link control protocol processor is read the status data of the high speed data link control channel under these data from the status register module, data are carried out pipeline processes, give first-in first-out buffer in the circuit of back the data after handling;
3) said reception high speed data link control protocol processor writes back status register to the new state data of this high speed data link control channel again.
Characteristics of the present invention and good result:
1, uses the parallel receive high speed protocol processor in the inventive method that the data flow of all of the port is handled, according to priority handle in proper order if port has data need handle then simultaneously.Employing makes the disposal ability of HDLC protocol process module improve greatly to the parallel and pipeline processes of data, and unidirectional throughput is 8 to multiply by clock rate.
2, the inner pipeline organization that adopts of high speed processor of the present invention, each clock can be handled the data of one 8 bit, if support chip one-way data throughput when clock 33MHz of 16 ports to reach 264Mbps, the maximum rate of port can reach 52Mbps, and average port speed is 16Mbps.
3, because module of the present invention only uses one to receive the HDLC protocol processor and can handle N port data, the shared control chip area of protocol processes part not can with port increase and linear increase.And fact proved that it is big unlike single serial HDLC protocol processor that this receives the shared chip area of HDLC protocol processor.That is to say, if the port of supporting is 16, use the shared chip area of protocol process module of this HDLC protocol processor to have only about 1/16th of the existing serial HDLC protocol processor scheme of using, the port number of Zhi Chiing is more if desired, as 32,64, its advantage is unrivaled.
Description of drawings
Fig. 1 is a HDLC frame structure schematic diagram.
Fig. 2 is an existing serial communication controler chip structure block diagram.
Fig. 3 is existing HDLC agreement control module structured flowchart.
Fig. 4 is existing reception HDLC protocol process module structured flowchart.
Fig. 5 is a reception HDLC protocol process module structured flowchart of the present invention.
Fig. 6 is the structural representation of three class pipeline of the present invention.
Fig. 7 is the schematic diagram of reception HDLC protocol processes state machine of the present invention.
Embodiment
A kind of HDLC protocol receiving processing module and data processing method thereof that is used to control the serial communication controller chip of the individual port of N (is embodiment with N=16) that the present invention proposes is described with reference to the accompanying drawings as follows:
The HDLC protocol receiving processing module structure of present embodiment as shown in Figure 5, it receives the HDLC protocol processor by a port arbitration modules, one and a status register module is formed; Wherein, the input of port arbitration modules is connected with 16 ports simultaneously, the input that receives the HDLC protocol processor links to each other with port arbitration modules output, be connected with the status register module is two-way simultaneously, the output that receives the HDLC protocol processor links to each other with the input of the first-in first-out buffer (FIFO) of back circuit.
The HDLC protocol receiving processing module of present embodiment to the data processing method is: the port arbitration modules provides arbitration for 16 ports share data processing streamlines, and gives reception HDLC protocol processor the data that needs are handled successively according to priority level; Receiving the HDLC protocol processor reads the status data of HDLC passage under these data from the status register module, data are carried out pipeline processes, give FIFO in the circuit of back the data after handling, and the new state data of this HDLC passage is write back status register.
The specific implementation step of the data processing method of present embodiment is described in detail as follows respectively:
16 ports share data processing streamlines are provided the method for arbitration, specifically may further comprise the steps:: the high data channel of speed in the reception data of 16 ports is placed on the little port of port numbers, the more little then priority of port numbers is high more during arbitration, be a plurality of ports when simultaneously data being arranged, the data during first transmission end slogan is low; Be provided with that port speed is no more than maximum rate and the data total throughout is no more than maximum throughput.Because the data of each port are just to come data every (8 * processing clock frequency/port speed) individual processing clock, just the situation that the not processed and next data of previous data have been come can not occur.
The specific implementation step that reception HDLC protocol processor carries out pipeline processes to data is: see at first whether the port arbitration modules has data to need to handle, handle streamline if there are data will handle just to start, if do not have data processing then processing streamline free time that should the clock cycle.
Because the processing procedure more complicated to data was difficult to handle a clock cycle, the processing streamline of the reception HDLC protocol processor of present embodiment adopts three class pipeline to realize data are handled, as shown in Figure 6.Each level production line is finished corresponding work, and data is latched with clock deliver to next stage and proceed to handle, thereby makes each clock can handle one 8 bit parallel data.The work of each level production line is parallel to be carried out, so can be simultaneously in the data of handling 3 passages.The concrete grammar that this three class pipeline is handled data is as follows:
The first order:
1. if port has data just to get port data;
Calculated data from company that lowest order begins 1 and connect 0 number (count0_low, count1_low);
Calculated data from company that highest order begins 1 and connect 0 number (count0_high, count1_high);
4. send to status register and read enable signal;
The second level:
1. latch the status data of reading from status register;
2. port data overturns (need to the data negate time) and calculates, and the intermediate data that needing to obtain (cur_count1_low, cur_count1_high);
3. according to intermediate data and the status bit message of reading, carry out the detection of 7E, detection and zero deletion of FF, obtain removing the data of unnecessary zero filling;
4. carry out the redirect of treatment state machine according to top result, obtain current state;
5. obtain according to the redirect situation of state machine that frame begins, frame end;
If be in send data mode then with last time remaining data and the new data that obtains merge and obtain removing unnecessary 0 clear data, and can be used for issuing the 8bit new data of FIFO and finish bit-order and select;
7. calculate new frame length;
The third level:
1. if receive whole byte, then carry out frame check (CRC) and calculate;
2. if data can be sent, just send data to FIFO;
3. if frame end, carry out then that maximum bag is longly checked, parcel is longly checked, whole byte check, judge the correctness of CRC;
4. send out and write enable information, new mode bit is written in the status register (RAM) goes.
Used reception HDLC protocol processes state machine in the above in the pipeline processes of the second level, this state machine is used for controlling the HDLC agreement and receives processing procedure, and this state machine is invalid when being in the working method of " transparent transmission mode " in module.The state transition diagram of this state machine as shown in Figure 7.
The implication of each state is as follows:
Idle: idle condition
Frame identification: the frame identification state, at this moment received frame identification
Data: at this moment data receiving state receives data and frame check
Each redirect condition is explained as follows (as not satisfying the redirect condition, state machine acquiescence hold mode is constant):
State machine is in idle condition when resetting (rst), being explained as follows of each jump condition during work:
If c1-detects frame identification (0x7E) is arranged in the receiving data stream, then along the redirect of c1 path: jump to the frame identification state from idle condition;
If c2-detects frame abortion sign (connecting 1 more than 7) is arranged in the receiving data stream, then along the redirect of c2 path: jump to idle condition from the frame identification state;
If the data that c3-detects in the receiving data stream are not frame identification or frame abortion sign, then along the redirect of c3 path: jump to data mode from the frame identification state;
If c4-detects frame identification is arranged in the receiving data stream, then along the redirect of c4 path: jump to the frame identification state from data mode;
If c5-detects the frame abortion sign is arranged in the receiving data stream, then along the redirect of c5 path: jump to idle condition from data mode;
Each step in above-mentioned streamline all can adopt the routine techniques means to realize, owing to adopt the 8bit parallel processing, the deletion of the detection of frame identification wherein, the detection of frame abortion, excessive zero etc. also can be adopted following method:
The detection method of frame identification:
1) receive new 8bit data (new_data) after, calculate current data from lowest order upwards number connect 1 number (cur_count1_low) and from highest order downwards number connect 1 number (cur_count1_high), and after current data is handled will from highest order downwards number connect 1 number (cur_count1_high) and be saved in the secondary data highest order and connect 1 counting number (last_count1_high) lining downwards, use when secondary data is come down;
2) if to find to have in the data flow 6 companies 1 (cur_count1_low+last_count1_high=6) or new data itself be exactly a frame identification (new_data=7E) then think and detected a frame identification.
The detection method of frame abortion sign:
If detecting the company 1 that has in the data flow more than 7 (cur_count1_low+last_count1_high＞6) occur then thinks having detected a frame abortion sign.
The delet method of excessive zero:
1) company's of setting 1 counter, shilling company's 1 counter are from several downwards 1 the numbers (count1=last_count1_high) that connect of highest order,
2) then the data lowest order of newly arriving (new_data[0]) is judged whether to be 1 to the data highest order of newly arriving (new_data[7]), if 1 company's 1 counter adds 1, whether equals 5 otherwise judge to connect 1 counter, if equal 5, then with this bit deletion and will connect 1 counter reset to 0.
The implementation method of the deletion of the detection of above-mentioned frame identification, the detection of frame abortion, excessive zero etc. can use hardware description language (as Verilog HDL, VHDL language) for Do statement or case statement in are realized, only need take a clock cycle.Less with the circuit area that for Do statement is designed, and the circuit speed of designing with case statement is faster.
Use high speed data link control protocol receiving processing module of the present invention and data processing method thereof can realize new high speed HDLC protocol module.And can organize formation serial communication controller chip structure as shown in Figure 2, and the performance of entire chip is improved like this, and chip area has also diminished simultaneously, makes cost lower.Because it is less that reception HDLC protocol process module of the present invention accounts for chip area, can also use programmable logic device to realize (as FPGA) easily, and be applied to any needs and carry out making product development rate improve greatly in the product of HDLC protocol processes, effectively shorten the construction cycle.
Claims (10)
1, a kind of high speed data link control protocol receiving processing module is characterized in that, is made up of a port arbitration modules, a reception high speed data link control protocol processor and a status register module; Wherein, the input of said port arbitration modules is connected with N port simultaneously, the input of said reception high speed data link control protocol processor links to each other with this port arbitration modules output, with said two-way connection of status register module, this output that receives the high speed data link control protocol processor links to each other with the input of the first-in first-out buffer of back circuit simultaneously.
2, a kind of data processing method that is used for high speed data link control protocol receiving processing module as claimed in claim 1 is characterized in that, may further comprise the steps;
1) the port arbitration modules provides arbitration to N ports share data processing streamline, according to priority
The other data that needs are handled are given successively and are received the high speed data link control protocol processor;
2) said reception high speed data link control protocol processor is the high-speed data under these data
The status data of controlling links passage is read from the status register module, and data are carried out flowing water
Line is handled, and gives first-in first-out buffer in the circuit of back the data after the processing;
3) said reception high speed data link control protocol processor is again this high speed data link control
The new state data of passage writes back status register.
3, data processing method as claimed in claim 2 is characterized in that, saidly provides the method for arbitration to N ports share data processing streamline, specifically may further comprise the steps:
1) the high data channel of speed in the reception data of N port is placed on the little port of port numbers,
The more little then priority of port numbers is high more during arbitration;
When 2) a plurality of ports have data simultaneously, the data during first transmission end slogan is low.
4, data processing method as claimed in claim 2 is characterized in that, said reception high speed data link control protocol processor specifically may further comprise the steps processing method of data:
1) sees that at first whether the port arbitration modules has data to need to handle, and opens if there are data just to handle
The moving streamline of handling;
2) if do not have data processing then processing streamline free time that should the clock cycle.
5, data processing method as claimed in claim 4, it is characterized in that, said processing streamline adopts three class pipeline that data are handled, each level production line is finished corresponding work, and data are latched with clock deliver to next stage and proceed to handle, thereby make each clock can handle one 8 bit parallel data; The work of each level production line is parallel to be carried out, and can handle the data of 3 passages simultaneously.
6, data processing method as claimed in claim 5 is characterized in that, the method that said three class pipeline is handled data specifically may further comprise the steps: the first order:
1) if port has data just to get port data,
2) calculated data is from company that lowest order begins 1 with connect 0 number,
3) calculated data is from company that highest order begins 1 with connect 0 number,
4) send to status register and read enable signal;
The second level:
1) latch the status data of reading from status register,
2) port data is when needs carry out the data negate, overturns and calculates, and needing to obtain
Intermediate data,
3) according to intermediate data and the status bit message read, carry out 7E detection, FF detection and
Zero deletion obtains removing the data of unnecessary zero filling,
4) carry out the state redirect of treatment state machine according to top result, obtain current state,
5) obtain according to the redirect situation of state machine that frame begins, frame end,
6) if be in the data processing state, then with last time remaining data and the new data that obtains merge,
Obtain removing unnecessary 0 clear data, and the 8bit that is used for issuing said buffer module newly counts
According to, and finish bit-order and select,
7) calculate new frame length;
The third level:
1) if receive whole byte, then carry out frame check and calculate,
2) if data can be sent, just send data to receiving buffering,
3) if frame end, carry out then that maximum bag is longly checked, parcel long check, put in order byte check,
The correctness of judgment frame verification,
4) send out and write enable information, new mode bit is written in the status register goes.
7, data processing method as claimed in claim 6 is characterized in that, the state of said state machine comprises idle condition, frame identification state and data receiving state; State machine is in idle condition when resetting, and the condition of said each state redirect comprises during work:
If c1-detects frame identification is arranged in the receiving data stream, then along the redirect of c1 path: from the free time
State jumps to the frame identification state;
If c2-detects the frame abortion sign is arranged in the receiving data stream, then along the redirect of c2 path: from
The frame identification state jumps to idle condition;
If the data that c3-detects in the receiving data stream are not frame identification or frame abortion sign, then
Along the redirect of c3 path: jump to data mode from the frame identification state;
If c4-detects frame identification is arranged in the receiving data stream, then along the redirect of c4 path: from data
State jumps to the frame identification state;
If c5-detects the frame abortion sign is arranged in the receiving data stream, then along the redirect of c5 path: from
Data mode jumps to idle condition.
8, data processing method as claimed in claim 6 is characterized in that, the detection method of said frame identification is:
1) receive new 8bit data after, calculate its from lowest order upwards number connect 1 number and from
High-order number downwards connects 1 number, and after current data is handled will from highest order downwards number connect 1
Number is saved in the secondary data highest order and connects downwards in the 1 counting number, prepares against when secondary data is come down
Use;
2) if find that in the data flow 6 companies 1 or new data itself being arranged is exactly a frame identification, then thinks
Detected a frame identification.
9, data processing method as claimed in claim 6 is characterized in that, the detection method of said frame abortion sign is: occur if detect the company 1 that has in the data flow more than 7, then think to have detected a frame abortion sign.
10, data processing method as claimed in claim 6 is characterized in that, the delet method of said excessive zero is:
1) company's of setting 1 counter, Schilling connect 1 counter Schilling and connect 1 counter for counting from highest order downwards
Connect 1 number;
2) then the data lowest order of newly arriving is judged whether to be 1 to the data highest order of newly arriving, if 1 company
1 counter adds 1, otherwise judges whether connect 1 counter equals 5, if equal 5, and then should ratio
Special deletion also will connect 1 counter reset to 0.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021229945A CN100401731C (en) | 2002-06-15 | 2002-06-15 | High speed data link control protocol receiving processing module and data processing/method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021229945A CN100401731C (en) | 2002-06-15 | 2002-06-15 | High speed data link control protocol receiving processing module and data processing/method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1466347A true CN1466347A (en) | 2004-01-07 |
| CN100401731C CN100401731C (en) | 2008-07-09 |
Family
ID=34142285
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB021229945A Expired - Fee Related CN100401731C (en) | 2002-06-15 | 2002-06-15 | High speed data link control protocol receiving processing module and data processing/method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100401731C (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1917519B (en) * | 2006-09-13 | 2010-09-29 | 华为技术有限公司 | Method and system for parallel transmitting serial data according to high level data link control |
| CN101321038B (en) * | 2008-07-23 | 2010-12-08 | 杭州华三通信技术有限公司 | HDLC controller and HDLC controller report breaking method |
| CN102033569A (en) * | 2009-09-25 | 2011-04-27 | 英特尔公司 | Efficient clocking scheme for bidirectional data link |
| CN102624769A (en) * | 2011-01-31 | 2012-08-01 | 宏碁股份有限公司 | Pipeline network device and related data transmission method |
| CN103955445A (en) * | 2014-04-30 | 2014-07-30 | 华为技术有限公司 | Data processing method, processor, and data processing equipment |
| CN114666312A (en) * | 2022-03-29 | 2022-06-24 | 西安热工研究院有限公司 | Weighing instrument universal data acquisition method, system and equipment and readable storage medium |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IN164427B (en) * | 1986-04-30 | 1989-03-18 | Atea | |
| US5155814A (en) * | 1990-08-31 | 1992-10-13 | International Business Machines Corporation | Nonsynchronous channel/dasd communication system |
| US5897656A (en) * | 1996-09-16 | 1999-04-27 | Corollary, Inc. | System and method for maintaining memory coherency in a computer system having multiple system buses |
| JPH11110315A (en) * | 1997-07-31 | 1999-04-23 | Matsushita Electric Ind Co Ltd | Communicating device |
| US6651107B1 (en) * | 1999-09-21 | 2003-11-18 | Intel Corporation | Reduced hardware network adapter and communication |
-
2002
- 2002-06-15 CN CNB021229945A patent/CN100401731C/en not_active Expired - Fee Related
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1917519B (en) * | 2006-09-13 | 2010-09-29 | 华为技术有限公司 | Method and system for parallel transmitting serial data according to high level data link control |
| CN101321038B (en) * | 2008-07-23 | 2010-12-08 | 杭州华三通信技术有限公司 | HDLC controller and HDLC controller report breaking method |
| CN102033569A (en) * | 2009-09-25 | 2011-04-27 | 英特尔公司 | Efficient clocking scheme for bidirectional data link |
| CN102033569B (en) * | 2009-09-25 | 2014-04-23 | 英特尔公司 | Efficient clocking scheme for bidirectional data link |
| CN102624769A (en) * | 2011-01-31 | 2012-08-01 | 宏碁股份有限公司 | Pipeline network device and related data transmission method |
| CN103955445A (en) * | 2014-04-30 | 2014-07-30 | 华为技术有限公司 | Data processing method, processor, and data processing equipment |
| CN103955445B (en) * | 2014-04-30 | 2017-04-05 | 华为技术有限公司 | A kind of data processing method, processor and data handling equipment |
| US10025752B2 (en) | 2014-04-30 | 2018-07-17 | Huawei Technologies Co., Ltd. | Data processing method, processor, and data processing device |
| CN114666312A (en) * | 2022-03-29 | 2022-06-24 | 西安热工研究院有限公司 | Weighing instrument universal data acquisition method, system and equipment and readable storage medium |
| CN114666312B (en) * | 2022-03-29 | 2024-03-01 | 西安热工研究院有限公司 | Universal data acquisition method, system and equipment for weighing instrument and readable storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100401731C (en) | 2008-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1107913C (en) | Parallel packatized intermodule arbitrated high speed control and data bus | |
| US8036243B2 (en) | Single chip protocol converter | |
| CN1201532C (en) | Quick-circulating port dispatcher for high-volume asynchronous transmission mode exchange | |
| CN104243346B (en) | Progress flow control is used with the buffer reduced for the network equipment | |
| CN1859263A (en) | Cell re-ordering method, cell processing method and device using said method and device | |
| CN1293739C (en) | High speed link control protocol transmission processing/module and data processing/method | |
| CN1851682A (en) | Method for realizing serial peripheral unit interface | |
| CN101060457A (en) | Optical fiber-based high speed serial industrial real-time communication bus system and its control method | |
| CN1543149A (en) | Flow control in a network environment | |
| US20110179212A1 (en) | Bus arbitration for sideband signals | |
| CN101038574A (en) | Bus arbitration device | |
| CN108259368A (en) | A kind of data transmission system and method based on FPGA | |
| CN1466347A (en) | High speed data link control protocol receiving processing module and data processing/method | |
| JPH05216688A (en) | Decision-logic method for allocating common resource | |
| CN101122894A (en) | Asynchronous serial communication control device | |
| CN100536460C (en) | Device for dispatching and arbitration | |
| CN1764182A (en) | Multi protocol processing chip and multi protocol processing apparatus | |
| CN1568462A (en) | Computer system I/O node | |
| CN101034967A (en) | Multi-network interface reverse multiplexing method | |
| CN1529476A (en) | Ethernet and ATM tier joined data vonversion and correction device and method | |
| CN101473611A (en) | Interface with multilevel packet preemption based on balancing of start and end indicators | |
| CN101038573A (en) | Bus arbitration method | |
| CN107332789B (en) | Communication method of full-asynchronous artificial neuron network based on click controller | |
| CN1435773A (en) | Virtual network card system based on multiple processors and communication method thereof | |
| CN1305323C (en) | Method for implementing high-grade link control procedure prame treatment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080709 Termination date: 20150615 |
|
| EXPY | Termination of patent right or utility model |