CN1416109A - Scanning drive circuit applied in panel display - Google Patents
Scanning drive circuit applied in panel display Download PDFInfo
- Publication number
- CN1416109A CN1416109A CN 02150669 CN02150669A CN1416109A CN 1416109 A CN1416109 A CN 1416109A CN 02150669 CN02150669 CN 02150669 CN 02150669 A CN02150669 A CN 02150669A CN 1416109 A CN1416109 A CN 1416109A
- Authority
- CN
- China
- Prior art keywords
- circuit
- output terminal
- gate
- electronic circuit
- scan drive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
This invention relates to a scanning driving circuit on a panel display with a master matrix containing a first subcircuit for receiving driving signal to be transmitted by its first output end after a specific time to the first scam line in the master matrix; and a second subcircuit electrically connected with the first subcircuit, transmitting the said driving signal to second scan line in the said master matrix after a specific time, after receiving the said driving signal outputted by the second output end of the first subcircuit. Single-way conductive components connect the first and second output ends of the first subcircuit.
Description
Technical field
The present invention is a kind of scan drive circuit, refers to be applied in the scan drive circuit on the flat-panel screens especially.
Background technology
Along with the evolution of manufacturing technology, the semiconductor material material in the Thin Film Transistor-LCD (TFTLCD) converts the higher low temperature polycrystalline silicon of electronics mobility (being called for short LTPS-TFT) to by amorphous silicon (Amorphous Si) gradually.In other words, except original principal matrix, the former scan drive circuit that was arranged on the outside originally also can be integrated on the panel on the display pannel.And in common semiconductor fabrication-NMOS making, CMOS making are made with PMOS, because it is minimum usually that PMOS makes required light shield number and making step, therefore from large size panel considerations that need reduce cost, adopted the PMOS making to carry out the manufacturing of principal matrix and scan drive circuit on the panel mostly.
In addition, because panel size is increasing, monolateral scan drive circuit can't provide enough driving forces, and therefore, bilateral scan drive circuit framework has just been carried out out.See also Fig. 1, it is the synoptic diagram with panel of LCD structure of bilateral scan drive circuit, mainly be a vertical scanning driving circuit 11 respectively to be set, be used for respectively starting a plurality of thin film transistor (TFT)s on the same scan signal line from the both sides input drive signal in the both sides of principal matrix 10.Vertical scanning driving circuit 11 is connected and composed by a plurality of electronic circuits 111 respectively, and each electronic circuit 111 mainly comprises shift register 1111, buffer circuit 1112 and static discharge (being called for short ESD) holding circuit 1113.Wherein shift register 1111 is subjected to the control of clock pulse signal and sends drive signal, and the drive signal that buffer circuit 1112 then is used for being received adds all thin film transistor (TFT)s on the same scan signal line of high-power back startup.The Electrostatic Discharge holding circuit is used for the destruction that holding circuit is not subjected to static discharge and is caused.
From figure, can know and find out, shift register 1111 in the level electronic circuit of back is the promotions that are subjected to 1112 output drive signals of buffer circuit in the previous stage electronic circuit, so when two adjacent sweep traces in the principal matrix 10 produce short-circuit conditions because of making defective, buffer circuit 1112 needs to promote Duo one times thin film transistor (TFT) than original number, therefore causes driving force not enough and can't promote the shift register 1111 of back grade smoothly most probably.Therefore, the action of each sweep trace of sequential start that the vertical scanning driving circuit carried out will produce interruption and can't continue, and cause display normally to move, and be exploitation fundamental purpose of the present invention and how to improve this shortcoming.
Summary of the invention
The invention provides a kind of scan drive circuit that is applied on the flat-panel screens, this flat-panel screens comprises principal matrix, and this scan drive circuit comprises: first electronic circuit, be used to receive drive signal, behind special time, send first sweep trace of this drive signal to this principal matrix by first output terminal; And second electronic circuit, be connected electrically in this first electronic circuit, after reception this drive signal by second output terminal output of this first electronic circuit, behind this special time, send this drive signal second sweeping and catch line to this principal matrix again, and be electrically connected unidirectional feed-through assembly between this first output terminal of this first electronic circuit and this second output terminal.
According to above-mentioned conception, in scan drive circuit of the present invention, this first electronic circuit comprises: shift register is receiving this drive signal and is sending this drive signal again according to the control of clock pulse signal behind this special time; And buffer circuit, being connected electrically in this shift register, this principal matrix and this second electronic circuit, the drive signal that is used for being received adds and exports this principal matrix and this second electronic circuit to from this first output terminal and this second output terminal respectively after high-power.
According to above-mentioned conception, in scan drive circuit of the present invention, this first electronic circuit also comprises: ESD protection circuit, be connected electrically in first output terminal of this buffer circuit, and be used to the destruction of avoiding integrated circuit caused by static discharge.
According to above-mentioned conception, in scan drive circuit of the present invention, this buffer circuit is to be made of a plurality of not gate serial connections.
According to above-mentioned conception, in scan drive circuit of the present invention, be connected in series at least one not gate between this of this buffer circuit first output terminal and this second output terminal.
According to above-mentioned conception, in scan drive circuit of the present invention, this not gate is one of NMOS not gate, CMOS not gate or PMOS not gate.
According to above-mentioned conception, in scan drive circuit of the present invention, this second electronic circuit comprises: shift register, be connected electrically in this second output terminal of this first electronic circuit, be used to receive this first electronic circuit this second output terminal output this drive signal and behind this special time, send this drive signal again according to the control of clock pulse signal; And buffer circuit, being connected electrically in this shift register, this principal matrix and this second electronic circuit, the drive signal that is used for being received adds high-power back exports this principal matrix to from this first output terminal this second sweep trace.
According to above-mentioned conception, in scan drive circuit of the present invention, this second electronic circuit also comprises: ESD protection circuit, be connected electrically in first output terminal of this buffer circuit, and be used to the destruction of avoiding integrated circuit caused by static discharge.
According to above-mentioned conception, in scan drive circuit of the present invention, this buffer circuit is to be made of a plurality of not gate serial connections.
According to above-mentioned conception, in scan drive circuit of the present invention, this not gate is one of NMOS not gate, CMOS not gate or PMOS not gate.
Description of drawings
Fig. 1 is the panel of LCD organigram with bilateral scan drive circuit.
Fig. 2 is a preferred embodiment circuit block diagram of the present invention.
Fig. 3 is the internal circuit synoptic diagram of this buffer circuit in the embodiments of the invention.
Fig. 4 is the circuit diagram of PMOS not gate.
Embodiment
Referring to accompanying drawing and the more deep understanding the present invention of detailed description.
See also Fig. 2, expression the present invention is the block diagram of the preferred embodiment circuit that shortcoming developed out of the above-mentioned custom circuit of improvement, only draw monolateral scan drive circuit structure among the figure, the structure of the scan drive circuit of another side there is no difference, so omit in this figure.Scan drive circuit of the present invention is to be made of a plurality of electronic circuits 21, each electronic circuit 21 mainly comprises three members, wherein shift register 211 receptions and breech lock are lived drive signal, send this drive signal again to buffer circuit 212 behind special time by the control of clock pulse signal CKV1, CKV2 and CKV3, buffer circuit 212 adds the drive signal that is received and exports shift register this principal matrix 20 and the next stage electronic circuit to from this first output terminal 2121 and this second output terminal 2122 respectively after high-power.Be connected 213 of Electrostatic Discharge holding circuits on first output terminal 2121 and be used for the destruction that holding circuit is not subjected to static discharge and is caused.
The principal character of present embodiment is that first output terminal 2121 of buffer circuit 212 and 2122 of this second output terminals are provided with unidirectional feed-through assembly 2123.Therefore, adjacent scanning lines 201 produces short circuit in principal matrix 20, when causing the load increase of first output terminal, 2121 required promotions, can't influence the driving force of 2122 output drive signals of second output terminal, therefore can not produce the shortcoming that can't promote back level shift register in the known approaches because of driving force is not enough smoothly.
See also Fig. 3 again, the internal circuit synoptic diagram of this buffer circuit 212 in the expression embodiment of the invention, buffer circuit 212 mainly are made of a plurality of not circuits serial connections, and therefore this unidirectional feed-through assembly 2123 is just directly with one or be connected in series a plurality of not circuits and realize.Therefore, do not needing to set up under the situation of any assembly, just can avoid in the principal matrix 20 adjacent scanning lines 201 to produce short circuits fully and may cause the normally influence of start the both sides scan drive circuit.
This not gate can be selected from one of NMOS not gate, CMOS not gate or PMOS not gate, mostly adopts under the situation of PMOS making at present large size panel, and using the PMOS not gate is the most probable practice.Fig. 4 represents the circuit diagram of PMOS not gate.
In sum, the present invention mainly is provided with for example unidirectional feed-through assembly of not circuit between first output terminal of buffer circuit and this second output terminal.So just can avoid fully owing to adjacent scanning lines short circuit in the principal matrix may cause the normally influence of start to the both sides scan drive circuit.The technology of the present invention can be widely used in as in the manufacturing and designing of flat display panels such as LCD, but the present invention is carried out any modification or improve not breaking away from claims of the present invention institute restricted portion by those skilled in the art.
Claims (10)
1. scan drive circuit that is applied in flat-panel screens, this flat-panel screens comprises principal matrix, it is characterized in that this scan drive circuit comprises:
First electronic circuit is used to receive drive signal, sends first sweep trace of this drive signal to this principal matrix by first output terminal behind special time; And
Second electronic circuit, be connected electrically in this first electronic circuit, after this drive signal that second output terminal that receives by this first electronic circuit is sent, behind this special time, send second sweep trace of this drive signal to this principal matrix again, be electrically connected unidirectional feed-through assembly between this first output terminal of this first electronic circuit and this second output terminal.
2. scan drive circuit according to claim 1 is characterized in that this first electronic circuit comprises:
Shift register is used to receive this drive signal and sends this drive signal again according to the control of clock pulse signal behind this special time; And
Buffer circuit is connected electrically in this shift register, this principal matrix and this second electronic circuit, and the drive signal that is used for being received adds and exports this principal matrix and this second electronic circuit to from this first output terminal and this second output terminal respectively after high-power.
3. scan drive circuit according to claim 2 is characterized in that this first electronic circuit also comprises: ESD protection circuit, be connected electrically in first output terminal of this buffer circuit, and be used to the destruction of avoiding integrated circuit caused by static discharge.
4. scan drive circuit according to claim 2 is characterized in that this buffer circuit is to be made of a plurality of not gate serial connections.
5. be connected in series at least one not gate between the scan drive circuit according to claim 4, this first output terminal that it is characterized in that this buffer circuit and this second output terminal.
6. scan drive circuit according to claim 5 is characterized in that this not gate is one of NMOS not gate, CMOS not gate or PMOS not gate.
7. scan drive circuit according to claim 2 is characterized in that this second electronic circuit comprises:
Shift register is connected electrically in this second output terminal of this first electronic circuit, be used to receive this first electronic circuit this second output terminal output this drive signal and behind this special time, send this drive signal again according to the control of clock pulse signal; And
Buffer circuit is connected electrically in this shift register, this principal matrix and this second electronic circuit, and the drive signal that is used for being received adds high-power back exports this principal matrix to from this first output terminal this second sweep trace.
8. scan drive circuit according to claim 7 is characterized in that this second electronic circuit also comprises: ESD protection circuit, be connected electrically in first output terminal of this buffer circuit, and be used to the destruction of avoiding integrated circuit caused by static discharge.
9. scan drive circuit according to claim 7 is characterized in that this buffer circuit is to be made of a plurality of not gate serial connections.
10. scan drive circuit according to claim 9 is characterized in that this not gate is one of NMOS not gate, CMOS not gate or PMOS not gate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 02150669 CN1218289C (en) | 2002-11-18 | 2002-11-18 | Scanning drive circuit applied in panel display |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 02150669 CN1218289C (en) | 2002-11-18 | 2002-11-18 | Scanning drive circuit applied in panel display |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1416109A true CN1416109A (en) | 2003-05-07 |
| CN1218289C CN1218289C (en) | 2005-09-07 |
Family
ID=4751816
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 02150669 Expired - Lifetime CN1218289C (en) | 2002-11-18 | 2002-11-18 | Scanning drive circuit applied in panel display |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1218289C (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7804475B2 (en) | 2006-02-09 | 2010-09-28 | Toppoly Optoelectronics Corp. | Systems for displaying images utilizing two clock signals |
| CN102222488A (en) * | 2011-06-27 | 2011-10-19 | 福建华映显示科技有限公司 | Amorphous silicon display device |
| CN103928002A (en) * | 2013-12-31 | 2014-07-16 | 厦门天马微电子有限公司 | Grid driving circuit and displayer |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101546606B (en) * | 2008-03-24 | 2011-08-24 | 中华映管股份有限公司 | Shift register and display driver thereof |
-
2002
- 2002-11-18 CN CN 02150669 patent/CN1218289C/en not_active Expired - Lifetime
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7804475B2 (en) | 2006-02-09 | 2010-09-28 | Toppoly Optoelectronics Corp. | Systems for displaying images utilizing two clock signals |
| CN102222488A (en) * | 2011-06-27 | 2011-10-19 | 福建华映显示科技有限公司 | Amorphous silicon display device |
| CN103928002A (en) * | 2013-12-31 | 2014-07-16 | 厦门天马微电子有限公司 | Grid driving circuit and displayer |
| CN103928002B (en) * | 2013-12-31 | 2016-06-15 | 厦门天马微电子有限公司 | A kind of gate driver circuit and indicating meter |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1218289C (en) | 2005-09-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107705762B (en) | Shifting register unit and driving method thereof, grid driving device and display device | |
| KR100316722B1 (en) | Display driving device and manufacturing method thereof and liquid crystal module employing the same | |
| US6476789B1 (en) | System construction of semiconductor devices and liquid crystal display device module using the same | |
| US7999799B2 (en) | Data transfer method and electronic device | |
| US6717566B2 (en) | Gate lines driving circuit and driving method | |
| KR100423693B1 (en) | Liquid crystal display device | |
| US10796654B2 (en) | Switching circuit, control circuit, display device, gate driving circuit and method | |
| CN104103253B (en) | Emission electrode scanning circuit, array base palte and display device | |
| CN1758381A (en) | Shift register and flat panel display apparatus using the same | |
| US11610525B2 (en) | Driving circuit and display panel | |
| CN105788509B (en) | GOA scanning unit, GOA scanning circuit, display panel and display device | |
| KR20190094460A (en) | Drive circuit and display panel | |
| US20240296767A1 (en) | Display panel and display device | |
| CN111402774B (en) | Shift register unit and driving method thereof, gate drive circuit and display device | |
| US6621478B1 (en) | Semiconductor device and display module | |
| US6847346B2 (en) | Semiconductor device equipped with transfer circuit for cascade connection | |
| CN1235182C (en) | Integrated circuit for eliminating cumulation of duty ratio error | |
| US20040207590A1 (en) | [display driving circuit] | |
| EP3882901B1 (en) | Shift register unit, drive method, gate drive circuit, and display device | |
| CN1218289C (en) | Scanning drive circuit applied in panel display | |
| CN112419994A (en) | Display panel and display device | |
| CN112735315A (en) | Display panel and display device | |
| CN110969999B (en) | Electromagnetic interference weakening circuit, display panel and display device | |
| TW201837575A (en) | Display | |
| CN1825491A (en) | Dynamic shift scratch circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term |
Granted publication date: 20050907 |
|
| CX01 | Expiry of patent term |