CN1322590C - A double-grid MOS transistor and method for making same - Google Patents
A double-grid MOS transistor and method for making same Download PDFInfo
- Publication number
- CN1322590C CN1322590C CNB031377718A CN03137771A CN1322590C CN 1322590 C CN1322590 C CN 1322590C CN B031377718 A CNB031377718 A CN B031377718A CN 03137771 A CN03137771 A CN 03137771A CN 1322590 C CN1322590 C CN 1322590C
- Authority
- CN
- China
- Prior art keywords
- channel region
- mos transistor
- grid
- silicon
- doped polysilicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Thin Film Transistor (AREA)
Abstract
The present invention discloses a double-grid MOS transistor and a making method thereof, which belongs to the technical field of semiconductor integrated circuit manufacture. The present invention aims to provide a self aligned electrostatic separation double-grid MOS transistor (MOS transistor). The double-grid MOS transistor provided by the present invention comprises a silicon substrate, an insulating medium layer arranged on the silicon substrate, a source / drain region, a channel (body) region, a grid medium layer and a grid electrode. The present invention is characterized in that the channel region is a silicon wall which is arranged on the insulating medium layer and perpendicular to the silicon substrate. The grid medium layers and the grid electrodes are symmetrically and longitudinally arranged at the left and the right of the channel region in order, and the grid electrodes distributed at the both the left and the right of the channel region are mutually self-aligned and electrically separated. The present invention also provides the method for preparing the double-grid MOS transistor. Generation of a parasitic element is avoided by the double-grid MOS transistor of the present invention, and the application potential on an integrated circuit with high speed and low consumption is fully exerted.
Description
Technical field
The present invention relates to a kind of metal oxide semiconductor transistor in the semiconductor integrated circuit manufacturing technology field and preparation method thereof, particularly a kind of made from MOS transistor and preparation method thereof.
Background technology
Along with constantly reducing of dimensions of semiconductor devices, the supply voltage of semiconductor integrated circuit also correspondingly constantly reduces.Under low supply voltage, should guarantee high circuit speed, reduce again system power dissipation normally very the difficulty.In complementary metal oxide semiconductors (CMOS) (CMOS, Complementary Metal Oxide Semiconductor) circuit, the contradiction between the two is difficult to be in harmonious proportion.This is because if threshold voltage V
TFixing, then drive current can reduce, and correspondingly the speed of circuit slows down.And on the other hand, if reduce V
TRemove to increase drive current, then off-state current can rise, and correspondingly the quiescent dissipation of circuit increases.This is can not respective change because of the subthreshold value steepness.Common V
TEvery minimizing 80～90mV, off-state current will increase by 1 order of magnitude, and promptly quiescent dissipation increases an order of magnitude.
The dual-gate MOS transistor technology is a kind of can the realization simultaneously at a high speed and the device technology of low power consumption integrated circuit.But in this application, two grid of dual-gate MOS transistor must be that electricity separates, and promptly must be independently to setover.The made electricity of present dual-gate MOS transistor technology separates double-gated devices, and structurally all right and wrong are self aligned.Non-self aligned electricity separates dual-gate MOS transistor and exists serious parasitic antenna to bring extra power consumption and time delay to circuit, hinders the application potential of such device on the high-speed low-power-consumption integrated circuit.
The innovation and creation content
The purpose of this invention is to provide a kind of self aligned electricity and separate made from MOS transistor (MOS transistor).
Dual-gate MOS transistor provided by the present invention, comprise silicon substrate and on insulating medium layer, source/drain region, raceway groove (body) district, gate dielectric layer, gate electrode.It is characterized in that: described channel region is a silicon wall perpendicular to described silicon substrate on the described insulating medium layer; The described channel region left and right sides is vertically arranged described gate dielectric layer, gate electrode symmetrically successively; The mutual autoregistration of gate electrode and the electricity that are distributed in the described channel region left and right sides separate.
Second purpose of the present invention provides a kind of method for preparing above-mentioned autoregistration dual-gate MOS transistor.
The method of the above-mentioned dual-gate MOS transistor of preparation provided by the present invention may further comprise the steps:
1) silicon fiml on the soi wafer is carried out photoetching and etching formation channel region;
2) at the both sides of described channel region growth gate oxide, the in-situ doped polysilicon of deposit on the both sides of gate oxide and described soi wafer then;
3) the described in-situ doped polysilicon at the described channel region of removal top, and photoetching and the described in-situ doped polysilicon of etching form the double grid that is separated from each other in described channel region both sides;
4) described in-situ doped polysilicon is carried out ion implantation doping and form source region and drain region, prepare dual-gate MOS transistor.
The concrete forming process of channel region described in the step 1) is: at first on the silicon fiml of described soi wafer heat growth one number of plies nanometer to the silicon dioxide of tens nanometer and with the silicon nitride of LPCVD deposit one deck tens nanometer; Then photoetching and the described silicon nitride of etching, silicon dioxide, the silicon fiml of described soi wafer and the buried silicon dioxide of part of described soi wafer obtain described channel region.
Step 2) in, before the both sides of described channel region growth gate oxide, the number of plies nanometer of growing in advance erodes it to the silicon dioxide of tens nanometer and with BOE; The described in-situ doped polysilicon at described channel region top is removed with chemico-mechanical polishing (CMP), before CMP, forms a silicon nitride from stopping layer on described in-situ doped polysilicon; After the described in-situ doped polysilicon of removing described channel region top and before photoetching and the remaining described in-situ doped polysilicon of etching, fall the silicon nitride at described channel region top with hot phosphoric acid corrosion; The ion that described injection is mixed is arsenic ion or boron ion.
Dual-gate MOS transistor of the present invention is mainly used in dynamically and multi-Vt control, and dynamic and multi-Vt control is to realize one of most effectual way of high-speed low-power-consumption integrated circuit.Dual-gate MOS transistor of the present invention can be realized at a high speed simultaneously and the principle of low consumption circuit is: in this transistorized double grid, grid are main grid (work grid), and another is auxilliary grid.When the thickness of channel region enough approached, the electromotive force of two grid was coupled mutually, and promptly the threshold voltage of main grid (device) is subjected to the bias voltage adjustment of auxilliary grid.Pair nmos transistor, when auxilliary grid current potential was higher, the threshold voltage of device was lower.And the threshold voltage of device is higher when auxilliary grid current potential is low.Like this, the auxilliary gate bias of related device is realized at a high speed in high potential; Thereby and when being in idle or wait state, circuit make the auxilliary gate bias of related device realize low-power consumption in electronegative potential.
Dual-gate MOS transistor of the present invention has been avoided the generation parasitic antenna, makes that its application potential on the high-speed low-power-consumption integrated circuit is given full play to.
Description of drawings
Figure 1A is a dual-gate MOS transistor perspective view of the present invention
Figure 1B is the cross-sectional view of Figure 1A
Fig. 2 A-2F is preparation method's schematic diagram of dual-gate MOS transistor of the present invention
Embodiment
Shown in Figure 1A and 1B, dual-gate MOS transistor of the present invention comprises silicon substrate 1, buried silica dioxide medium floor 21, heavily doped silicon source region 9, heavily doped silicon drain region 10, gate dielectric layer 5 ' and 5, not or the gate electrode 7 and the heavily doped polysilicon gate electrode 8 of lightly doped raceway groove (body) district 4 and heavily doped polysilicon; Described raceway groove (body) district 4 is a vertical silicon wall; Described polygate electrodes 7 and 8, silicon dioxide gate medium 5 and 5 ' are vertically arranged in described channel region 4 both sides; Described polygate electrodes 7 separates with 8 mutual autoregistrations and electricity.
1) shown in Fig. 2 A, initial substrate is a soi wafer, comprises silicon substrate 1, buried silicon dioxide layer 21 and the silicon fiml 40 on it.
2) shown in Fig. 2 B, the silicon dioxide (spacer medium) 2 of heat growth one deck 10 nanometers and with the silicon nitride (spacer medium) 3 of LPCVD deposit one deck 20 nanometers on the silicon fiml 40 of soi wafer at first.Then photoetching and etch silicon nitride 3, silicon dioxide 2, silicon fiml 40 and the buried silicon dioxide of part (buried dielectric layer) 21 are to determine channel region 4.
3) shown in Fig. 2 C, the silicon dioxide of the one deck of heat growth earlier 5～10 nanometers, and with BOE it is eroded.Then hot growth 5 (5 ') of grid silicon dioxide (gate medium) and the in-situ doped polysilicon (gate material) 26 of deposit.
4) shown in Fig. 2 D, in position on the polysilicon 26 of Can Zaing, deposit one deck silicon nitride 6.Definite principle of the thickness of polysilicon 26 and silicon nitride 6 is to make the surface of the surface of silicon nitride 6 and active area silicon nitride 3 roughly at same horizontal plane.Then photoetching and etch silicon nitride 6 are to expose channel region.
5) shown in Fig. 2 E, grind off the polysilicon 26 on channel region 4 tops with CMP.Silicon nitride 3 and 6 stops layer certainly as CMP.
6) shown in Fig. 2 F, fall silicon nitride 6 and 3 with hot phosphoric acid corrosion, photoetching and etch polysilicon 26 form the double grid electrode 7 and 8 that is separated from each other in channel region 4 both sides then.Then carry out ion implantation doping and form source region 9 and drain region 10 (shown in Figure 1A).To the nMOS device, dopant is arsenic or phosphorus; To the pMOS device, dopant is boron or boron fluoride.
7) utilize conventional method to carry out later process and make processing, obtain dual-gate MOS transistor.
Claims (9)
1, a kind of dual-gate MOS transistor, comprise silicon substrate and on insulating medium layer, source/drain region, channel region, gate dielectric layer and gate electrode, it is characterized in that: described channel region is a silicon wall perpendicular to described silicon substrate on the described insulating medium layer; The described channel region left and right sides is vertically arranged described gate dielectric layer, gate electrode symmetrically successively; The mutual autoregistration of gate electrode and the electricity that are distributed in the described channel region left and right sides separate.
2, dual-gate MOS transistor according to claim 1 is characterized in that; Described double grid can independently be setovered.
3, a kind of method for preparing the described dual-gate MOS transistor of claim 1 may further comprise the steps:
1) silicon fiml on the soi wafer is carried out photoetching and etching formation channel region;
2) at the both sides of described channel region growth gate oxide, the in-situ doped polysilicon of deposit on the both sides of gate oxide and described soi wafer then;
3) the described in-situ doped polysilicon at the described channel region of removal top, and photoetching and the described in-situ doped polysilicon of etching form the double grid that is separated from each other in described channel region both sides;
4) described in-situ doped polysilicon is carried out ion implantation doping and form source region and drain region, prepare dual-gate MOS transistor.
4, method according to claim 3 is characterized in that: the concrete forming process of channel region is in the described step 1): at first on the silicon fiml of described soi wafer heat growth one number of plies nanometer to the silicon dioxide of tens nanometer and with the silicon nitride of LPCVD deposit one deck tens nanometer; Then photoetching and the described silicon nitride of etching, silicon dioxide, the silicon fiml of described soi wafer and the buried silicon dioxide of part of described soi wafer obtain described channel region.
5, according to claim 3 or 4 described methods, it is characterized in that: described step 2), before the both sides of described channel region growth gate oxide, the number nanometer of growing in advance also erodes it with the ammonium fluoride corrosive liquid to the silicon dioxide of tens nanometer.
6, according to claim 3 or 4 described methods, it is characterized in that: described step 2), the described in-situ doped polysilicon at described channel region top is removed with chemico-mechanical polishing.
7, method according to claim 6 is characterized in that: before described chemico-mechanical polishing, form a silicon nitride from stopping layer on described in-situ doped polysilicon.
8, according to claim 3 or 4 described methods, it is characterized in that: after the described in-situ doped polysilicon of removing described channel region top, before photoetching and the remaining described in-situ doped polysilicon of etching, fall silicon nitride on described channel region top and the described in-situ doped polysilicon with hot phosphoric acid corrosion.
9, according to claim 3 or 4 described methods, it is characterized in that: the dopant described step 2) is arsenic or boron.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB031377718A CN1322590C (en) | 2003-06-24 | 2003-06-24 | A double-grid MOS transistor and method for making same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB031377718A CN1322590C (en) | 2003-06-24 | 2003-06-24 | A double-grid MOS transistor and method for making same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1567595A CN1567595A (en) | 2005-01-19 |
| CN1322590C true CN1322590C (en) | 2007-06-20 |
Family
ID=34470535
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB031377718A Expired - Lifetime CN1322590C (en) | 2003-06-24 | 2003-06-24 | A double-grid MOS transistor and method for making same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1322590C (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100468772C (en) * | 2005-11-18 | 2009-03-11 | 北京大学 | Double-grid vertical channel field effect transistor and its manufacturing method |
| CN100573835C (en) * | 2006-11-01 | 2009-12-23 | 中国科学院半导体研究所 | A kind of method of making machine-direction double-grid metal-oxide-semiconductor element |
| CN102569196B (en) * | 2011-11-28 | 2014-05-28 | 上海华力微电子有限公司 | Method for simplifying layer number of manufacturing process photomasks with multiple threshold voltages |
| CN103426758B (en) * | 2012-05-15 | 2016-02-24 | 中芯国际集成电路制造(上海)有限公司 | Deeply exhaust slot field-effect transistor and preparation method thereof |
| CN105428316B (en) * | 2015-11-05 | 2018-05-15 | 深圳深爱半导体股份有限公司 | Metal oxide semiconductor field effect tube and its manufacture method |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1324113A (en) * | 2000-05-15 | 2001-11-28 | 国际商业机器公司 | Self-alignment dual gate metal oxide semi-conductor field-effect transistor having separating gate |
| US20020153587A1 (en) * | 2000-03-16 | 2002-10-24 | International Business Machines Corporation | Double planar gated SOI MOSFET structure |
-
2003
- 2003-06-24 CN CNB031377718A patent/CN1322590C/en not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020153587A1 (en) * | 2000-03-16 | 2002-10-24 | International Business Machines Corporation | Double planar gated SOI MOSFET structure |
| CN1324113A (en) * | 2000-05-15 | 2001-11-28 | 国际商业机器公司 | Self-alignment dual gate metal oxide semi-conductor field-effect transistor having separating gate |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1567595A (en) | 2005-01-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6812103B2 (en) | Methods of fabricating a dielectric plug in MOSFETS to suppress short-channel effects | |
| CN100431154C (en) | Semiconductor integrated circuit device and manufacturing method thereof | |
| US7767546B1 (en) | Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer | |
| US8735232B2 (en) | Methods for forming semiconductor devices | |
| KR100340878B1 (en) | Method for fabricating soi device | |
| US8298895B1 (en) | Selective threshold voltage implants for long channel devices | |
| CN101924138B (en) | MOS (Metal Oxide Semiconductor) device structure for preventing floating-body effect and self-heating effect and preparation method thereof | |
| US20030222313A1 (en) | Self-aligned body tie for a partially depleted SOI device structure | |
| KR20000016934A (en) | Soi transistor with body contact and method of forming same | |
| CN1147003C (en) | SOI semiconductor device and method for manufacturing the same | |
| US8946819B2 (en) | Silicon-on-insulator integrated circuits with local oxidation of silicon and methods for fabricating the same | |
| JP3742845B2 (en) | Manufacturing method of SOI device having double gate structure and SOI device having double gate structure manufactured by the manufacturing method | |
| US20120267724A1 (en) | Mos semiconductor device and methods for its fabrication | |
| JP2003060205A (en) | Method of manufacturing dmos transistor | |
| CN101764102B (en) | Method for manufacturing silicon-on-insulator (SOI) complementary metal oxide semiconductor (CMOS) device with vertical gate structure | |
| CN1322590C (en) | A double-grid MOS transistor and method for making same | |
| US20020090768A1 (en) | Ground-plane device with back oxide topography | |
| JP2003031803A (en) | Semiconductor device and method for manufacturing it | |
| US9917087B2 (en) | Integrated circuits with a partially-depleted region formed over a bulk silicon substrate and methods for fabricating the same | |
| JP2891325B2 (en) | SOI semiconductor device and method of manufacturing the same | |
| KR100506455B1 (en) | A method for forming a semiconductor device | |
| CN1299364C (en) | A CMOS integrated circuit and method for making same | |
| KR100546125B1 (en) | Method of forming a semiconductor device | |
| CN101777564B (en) | SOI CMO device with vertical grid structure | |
| KR100876830B1 (en) | A method for forming a semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHA |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20110210 Address after: 100871 Haidian District the Summer Palace Road,, No. 5, Peking University Co-patentee after: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) Corp. Patentee after: Peking University Address before: 100871 Haidian District the Summer Palace Road,, No. 5, Peking University Patentee before: Peking University |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20070620 |