CN1237765C - 调节数据发生器的判定阈值和采样脉冲相位的方法及装置 - Google Patents
调节数据发生器的判定阈值和采样脉冲相位的方法及装置 Download PDFInfo
- Publication number
- CN1237765C CN1237765C CN02104593.3A CN02104593A CN1237765C CN 1237765 C CN1237765 C CN 1237765C CN 02104593 A CN02104593 A CN 02104593A CN 1237765 C CN1237765 C CN 1237765C
- Authority
- CN
- China
- Prior art keywords
- bit
- signal
- sampling
- binary
- correction signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
- H04L25/063—Setting decision thresholds using feedback techniques only
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
Claims (9)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP01103107.7 | 2001-02-09 | ||
EP01103107A EP1231748B1 (de) | 2001-02-09 | 2001-02-09 | Verfahren und Anordnung zur Regelung der Entscheiderschwelle und der Abtasttaktphase eines Datenregenerators für ein binäres Signal |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1369993A CN1369993A (zh) | 2002-09-18 |
CN1237765C true CN1237765C (zh) | 2006-01-18 |
Family
ID=8176447
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN02104593.3A Expired - Fee Related CN1237765C (zh) | 2001-02-09 | 2002-02-09 | 调节数据发生器的判定阈值和采样脉冲相位的方法及装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7055084B2 (zh) |
EP (1) | EP1231748B1 (zh) |
CN (1) | CN1237765C (zh) |
DE (1) | DE50103972D1 (zh) |
ES (1) | ES2228672T3 (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7424651B2 (en) * | 2004-12-21 | 2008-09-09 | Tyco Telecommunications (Us) Inc. | Method and apparatus for decision threshold control in an optical signal receiver |
EP2442480B1 (en) * | 2010-10-14 | 2013-05-29 | Nxp B.V. | Communications device with adaptive clock frequency |
US9369263B1 (en) | 2015-06-30 | 2016-06-14 | International Business Machines Corporation | Calibration of sampling phase and aperature errors in multi-phase sampling systems |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE414104B (sv) * | 1978-10-13 | 1980-07-07 | Ellemtel Utvecklings Ab | Digital faslast slinga |
US4823360A (en) * | 1988-02-12 | 1989-04-18 | Northern Telecom Limited | Binary data regenerator with adaptive threshold level |
DE19717642A1 (de) * | 1997-04-25 | 1998-11-05 | Siemens Ag | Verfahren zur Datenregeneration |
DE19717643C2 (de) * | 1997-04-25 | 1999-02-25 | Siemens Ag | Verfahren und Anordnung zur Regelung der Entscheiderschwelle und des Abtastzeitpunktes eines Datenregenerators |
DE19738362B4 (de) * | 1997-09-02 | 2006-11-02 | Siemens Ag | Schaltungsanordnung und Verfahren zur Minimierung von Bitfehlern |
GB2354412A (en) * | 1999-09-18 | 2001-03-21 | Marconi Comm Ltd | Receiver which optimises detection thresholds in response to the error rates of each data level |
US6188737B1 (en) * | 1999-11-24 | 2001-02-13 | Nortel Networks Limited | Method and apparatus for regenerating data |
US6715113B1 (en) * | 2000-12-22 | 2004-03-30 | Applied Micro Circuits Corporation | Feedback system and method for optimizing the reception of multidimensional digital frame structure communications |
-
2001
- 2001-02-09 EP EP01103107A patent/EP1231748B1/de not_active Expired - Lifetime
- 2001-02-09 DE DE50103972T patent/DE50103972D1/de not_active Expired - Lifetime
- 2001-02-09 ES ES01103107T patent/ES2228672T3/es not_active Expired - Lifetime
-
2002
- 2002-02-09 CN CN02104593.3A patent/CN1237765C/zh not_active Expired - Fee Related
- 2002-02-11 US US10/075,025 patent/US7055084B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP1231748B1 (de) | 2004-10-06 |
CN1369993A (zh) | 2002-09-18 |
US7055084B2 (en) | 2006-05-30 |
ES2228672T3 (es) | 2005-04-16 |
US20020163985A1 (en) | 2002-11-07 |
EP1231748A1 (de) | 2002-08-14 |
DE50103972D1 (de) | 2004-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5889272B2 (ja) | プログラマブルロジックデバイス用のデジタル適応回路網および方法 | |
US5349612A (en) | Digital serializer and time delay regulator | |
US7184477B2 (en) | Decision feedback structure with selective sampling phase control | |
EP0575058A1 (en) | Digital jitter correction method and signal preconditioner | |
US20090310667A1 (en) | Phase control block for managing multiple clock domains in systems with frequency offsets | |
AU7107491A (en) | A method of reducing the influence of fading of a viterbi- receiver having at least two antennas | |
US8565296B2 (en) | Adaptive receiver system and adaptive transceiver system | |
WO2005022750A1 (en) | Precision adaptive equalizer | |
US20090086807A1 (en) | Methods and apparatus for determining threshold of one or more dfe transition latches based on incoming data eye | |
US4327441A (en) | Method and apparatus for synchronizing and calibrating a receiver to a pulse width modulation transmitter | |
US7263122B2 (en) | Receiver based decision feedback equalization circuitry and techniques | |
CN1237765C (zh) | 调节数据发生器的判定阈值和采样脉冲相位的方法及装置 | |
US20060267635A1 (en) | Multiple phase detection for delay loops | |
US20140369454A1 (en) | Digital receivers | |
US8369470B2 (en) | Methods and apparatus for adapting one or more equalization parameters by reducing group delay spread | |
JPH10200407A (ja) | アナログ・デジタル・コンバータ・システム | |
US7136442B2 (en) | Receiving circuit receiving message signals | |
US4355284A (en) | Phase correction system | |
US7061995B2 (en) | Apparatus and method to generate an adaptive slicer threshold for binary data | |
WO2004045078A2 (en) | High-speed analog-to-digital conversion with improved robustness to timing uncertainty | |
US20020184564A1 (en) | Data regenerator with adjustable decision threshold and adjustable sampling instant | |
JP2001515311A (ja) | ビットエラーを低減する回路装置および方法 | |
US20040146119A1 (en) | Receiver | |
US4847874A (en) | Clock recovery system for digital data | |
US6125470A (en) | Distributive encoder for encoding error signals which represent signal peak errors in data signals for correcting erroneous signal baseline conditions |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: NOKIA SIEMENS COMMUNICATION CO., LTD. Free format text: FORMER OWNER: SIEMENS AG Effective date: 20080509 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20080509 Address after: Munich, Germany Patentee after: Nokia Siemens Networks GmbH Address before: Munich, Federal Republic of Germany Patentee before: Siemens AG |
|
ASS | Succession or assignment of patent right |
Owner name: XIAOYANG NETWORK CO., LTD. Free format text: FORMER OWNER: NOKIA SIEMENS NETWORKS GMBH Effective date: 20140107 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20140107 Address after: Luxemburg Luxemburg Patentee after: Xiaoyang Network Co., Ltd. Address before: Munich, Germany Patentee before: Nokia Siemens Networks GmbH |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20060118 Termination date: 20190209 |
|
CF01 | Termination of patent right due to non-payment of annual fee |