CN118414610A - 存储器访问方法以及存储器访问控制装置 - Google Patents
存储器访问方法以及存储器访问控制装置 Download PDFInfo
- Publication number
- CN118414610A CN118414610A CN202180105050.4A CN202180105050A CN118414610A CN 118414610 A CN118414610 A CN 118414610A CN 202180105050 A CN202180105050 A CN 202180105050A CN 118414610 A CN118414610 A CN 118414610A
- Authority
- CN
- China
- Prior art keywords
- storage
- selection
- memory
- interleaving rule
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
- G06F3/0635—Configuration or reconfiguration of storage systems by changing the path, e.g. traffic rerouting, path reconfiguration
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
- G06F3/0613—Improving I/O performance in relation to throughput
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Computer Networks & Wireless Communication (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2021/048185 WO2023119622A1 (ja) | 2021-12-24 | 2021-12-24 | メモリアクセス方法およびメモリアクセス制御装置 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN118414610A true CN118414610A (zh) | 2024-07-30 |
Family
ID=86901828
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202180105050.4A Pending CN118414610A (zh) | 2021-12-24 | 2021-12-24 | 存储器访问方法以及存储器访问控制装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US12443346B2 (https=) |
| JP (1) | JP7754203B2 (https=) |
| CN (1) | CN118414610A (https=) |
| WO (1) | WO2023119622A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20250101484A (ko) * | 2023-12-27 | 2025-07-04 | 삼성전자주식회사 | 컴퓨팅 장치 및 이의 동작 방법 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5377340A (en) | 1991-06-18 | 1994-12-27 | Hewlett-Packard Company | Method and apparatus for memory interleaving using an improved hashing scheme |
| JP2003323339A (ja) | 2002-03-01 | 2003-11-14 | Sony Computer Entertainment Inc | メモリアクセス装置、半導体デバイス、メモリアクセス制御方法、コンピュータプログラム及び記録媒体 |
| US6912616B2 (en) | 2002-11-12 | 2005-06-28 | Hewlett-Packard Development Company, L.P. | Mapping addresses to memory banks based on at least one mathematical relationship |
| US9304910B2 (en) | 2013-12-10 | 2016-04-05 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Slice formatting and interleaving for interleaved sectors |
-
2021
- 2021-12-24 JP JP2023568989A patent/JP7754203B2/ja active Active
- 2021-12-24 CN CN202180105050.4A patent/CN118414610A/zh active Pending
- 2021-12-24 WO PCT/JP2021/048185 patent/WO2023119622A1/ja not_active Ceased
-
2024
- 2024-06-11 US US18/740,243 patent/US12443346B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| WO2023119622A1 (ja) | 2023-06-29 |
| US20240329849A1 (en) | 2024-10-03 |
| US12443346B2 (en) | 2025-10-14 |
| JP7754203B2 (ja) | 2025-10-15 |
| JPWO2023119622A1 (https=) | 2023-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4036206B2 (ja) | セットアソシアティブキャッシュシステム及びキャッシュメモリの制御方法 | |
| US8868835B2 (en) | Cache control apparatus, and cache control method | |
| CN102346682A (zh) | 信息处理装置及信息处理方法 | |
| JP6146128B2 (ja) | データ処理装置 | |
| WO2012029149A1 (ja) | 情報処理プログラム、情報処理装置及び情報処理方法 | |
| JP7278150B2 (ja) | 画像処理装置、撮像装置、画像処理方法 | |
| CN113312171A (zh) | 加速器、加速器的操作方法和加速器系统 | |
| CN109656483B (zh) | 一种固态盘静态磨损均衡方法及装置 | |
| CN119724304B (zh) | 一种硬盘测试方法、装置、设备及可读存储介质 | |
| CN118414610A (zh) | 存储器访问方法以及存储器访问控制装置 | |
| JP2012248109A (ja) | マルチチャネルを有するメモリ装置及び同装置におけるコンパクションのためのリードコマンド群生成方法 | |
| CN114116197B (zh) | 可编程逻辑器件及其内存管理系统 | |
| JP4703753B2 (ja) | 情報処理装置、半導体記憶装置、及びプログラム | |
| JP2021018711A (ja) | タスク実行管理装置、タスク実行管理方法、および、タスク実行管理プログラム | |
| US20100318707A1 (en) | External device access apparatus, control method thereof, and system lsi | |
| JP2019057340A (ja) | メモリシステム及びメモリ制御方法 | |
| US20160328328A1 (en) | Semiconductor apparatus and operating method thereof | |
| KR102054272B1 (ko) | 칩 테스터, 그것을 포함하는 테스트 시스템, 그리고 그것의 테스트 방법 | |
| JP2006277637A (ja) | 温度監視によってジョブを割り当てるマルチプロセッサ計算機システム、及びコンピュータプログラム | |
| JP2010146102A (ja) | 演算処理装置および記憶領域割当方法 | |
| KR20180044451A (ko) | 메모리 시스템 및 이를 이용한 웨어-레벨링 방법 | |
| WO2013031130A1 (ja) | 情報処理装置、そのアクセス制御方法及び集積回路 | |
| CN116501653B (zh) | 一种软件回归测试方法及装置 | |
| US9880952B2 (en) | Bus access controller, hardware engine, controller, and memory system | |
| JP6260395B2 (ja) | メモリコントローラ、メモリシステム及びメモリ制御方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |