CN118100639B - Bidirectional voltage conversion circuit with direction self-identification function - Google Patents
Bidirectional voltage conversion circuit with direction self-identification function Download PDFInfo
- Publication number
- CN118100639B CN118100639B CN202410494727.3A CN202410494727A CN118100639B CN 118100639 B CN118100639 B CN 118100639B CN 202410494727 A CN202410494727 A CN 202410494727A CN 118100639 B CN118100639 B CN 118100639B
- Authority
- CN
- China
- Prior art keywords
- conversion circuit
- voltage conversion
- trigger
- bidirectional voltage
- nmos tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000006243 chemical reaction Methods 0.000 title claims abstract description 64
- 230000002457 bidirectional effect Effects 0.000 title claims abstract description 53
- 238000001514 detection method Methods 0.000 claims abstract description 10
- 102100038026 DNA fragmentation factor subunit alpha Human genes 0.000 description 8
- 101000950906 Homo sapiens DNA fragmentation factor subunit alpha Proteins 0.000 description 8
- 102100038023 DNA fragmentation factor subunit beta Human genes 0.000 description 7
- 101100277639 Homo sapiens DFFB gene Proteins 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 102100029469 WD repeat and HMG-box DNA-binding protein 1 Human genes 0.000 description 4
- 101710097421 WD repeat and HMG-box DNA-binding protein 1 Proteins 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000012544 monitoring process Methods 0.000 description 3
- 238000013519 translation Methods 0.000 description 3
- UYVFCOCPXKPSEW-UHFFFAOYSA-N 3-(1,2-benzothiazol-3-yl)-n,n-dimethyl-3-phenylpropan-1-amine Chemical compound N=1SC2=CC=CC=C2C=1C(CCN(C)C)C1=CC=CC=C1 UYVFCOCPXKPSEW-UHFFFAOYSA-N 0.000 description 2
- 101150070189 CIN3 gene Proteins 0.000 description 1
- 101150110971 CIN7 gene Proteins 0.000 description 1
- 101100286980 Daucus carota INV2 gene Proteins 0.000 description 1
- 101100508840 Daucus carota INV3 gene Proteins 0.000 description 1
- 101150110298 INV1 gene Proteins 0.000 description 1
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 description 1
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Abstract
The invention relates to a bidirectional voltage conversion circuit with direction self-identification, which comprises a direction detection unit connected across two ends of the bidirectional voltage conversion circuit, wherein the direction detection unit comprises: the first input end of the first AND gate is connected with the output end of the second D trigger through the first inverter, and the second input end is connected to one end of the bidirectional voltage conversion circuit; the output end is connected with the clock input end of the first trigger; the first input end of the second AND gate is connected with the output end of the first D trigger through the second inverter, and the second input end is connected to the other end of the bidirectional voltage conversion circuit; the output end is connected with the clock input end of the second trigger; the data input ends of the first D trigger and the second D trigger are connected with a power supply voltage; and controlling the turning-on of the bidirectional voltage conversion circuit through the output signals of the first D trigger and the second D trigger. The invention can automatically switch the conversion direction according to different input signals without providing additional direction signals.
Description
Technical Field
The invention relates to the technical field of voltage conversion circuit design, in particular to a bidirectional voltage conversion circuit with direction self-identification.
Background
In today's electronic system designs, situations are often encountered in which signal transitions between different voltage levels are required. For example, when connecting two different Integrated Circuits (ICs) or devices, if they operate at different supply voltages, a bi-directional voltage level translation circuit is required to ensure that signals can be transferred between the two systems without errors. Wherein the control of the transmission direction is critical to ensure the integrity of the data and the reliability of the system.
Currently, conventional bi-directional voltage level translation circuits require the reliance on externally supplied directional signals to determine the direction of signal translation. This means that the system designer has to generate a directional control signal from the external logic and supply it to the level shifter in order to properly direct the conversion of the signal. However, this method not only increases the overall complexity and cost of the system, but may also be affected by noise or other interference, resulting in erroneous direction signals, and thus affecting the accuracy of the conversion. In addition, external directional control signals may introduce additional delays that affect switching speed and system performance.
In order to solve the problems, the application provides a bidirectional voltage conversion circuit with direction self-identification.
Disclosure of Invention
In view of the above, the present invention provides a bidirectional voltage conversion circuit with direction self-recognition, which is aimed at generating an indication signal adapted to an input signal by monitoring the input signal so as to control the on-direction of the bidirectional voltage conversion circuit according to the indication signal.
In order to achieve the above purpose, the present invention adopts the following technical scheme:
The bidirectional voltage conversion circuit with the direction self-identification function comprises a direction detection unit which is connected across two ends of the bidirectional voltage conversion circuit, wherein the direction detection unit comprises a first AND gate, a second AND gate, a first D trigger and a second D trigger; wherein,
The first input end of the first AND gate is connected with the output end of the second D trigger through the first inverter, and the second input end is connected to the first end of the bidirectional voltage conversion circuit; the output end is connected with the clock input end of the first trigger;
The first input end of the second AND gate is connected with the output end of the first D trigger through the second inverter, and the second input end is connected to the second end of the bidirectional voltage conversion circuit; the output end is connected with the clock input end of the second trigger;
the data input ends of the first D trigger and the second D trigger are connected with a power supply voltage; and controlling the turning-on of the bidirectional voltage conversion circuit through the output signals of the first D trigger and the second D trigger.
In order to further optimize the technical scheme, the data input end of the first D trigger is connected with the power supply voltage through the first delay module, and the data input end of the second D trigger is connected with the power supply voltage through the second delay module.
In order to further optimize the technical scheme, the bidirectional voltage conversion circuit comprises a first unidirectional conduction unit and a second unidirectional conduction unit which are connected in parallel, and the first unidirectional conduction unit and the second unidirectional conduction unit are identical in structure and are arranged reversely.
In order to further optimize the technical scheme, the first unidirectional conduction unit is provided with a first control end and a second control end; the second unidirectional conduction unit is provided with a third control end and a fourth control end.
In order to further optimize the technical scheme, the output end of the first D trigger is connected to the first control end through a third inverter and a fourth inverter which are connected in series, and is connected to the second control end through a fifth inverter;
the output terminal of the second D flip-flop is connected to the third control terminal through the sixth inverter and the seventh inverter connected in series, and is connected to the fourth control terminal through the eighth inverter.
In order to further optimize the technical proposal, the first/second unidirectional conduction unit comprises a first PMOS tube, a second PMOS tube, a first NMOS tube and a second NMOS tube, wherein,
The source electrode of the first PMOS tube is connected with the power supply voltage, the drain electrode of the first PMOS tube is connected with the source electrode of the second PMOS tube, the drain electrode of the second PMOS tube is connected with the drain electrode of the first NMOS tube, the source electrode of the first NMOS tube is connected with the drain electrode of the second NMOS tube, the source electrode of the second NMOS tube is grounded,
The grid electrode of the first PMOS tube and the grid electrode of the second NMOS tube are commonly connected to the first end/the second end of the bidirectional voltage conversion circuit; the drain electrode of the second PMOS tube and the drain electrode of the first NMOS tube are commonly connected to the second end/first end of the bidirectional voltage conversion circuit, the grid electrode of the second PMOS tube is used as a second/fourth control end, and the grid electrode of the first NMOS tube is used as a first/third control end.
In order to further optimize the technical scheme, the device further comprises a third PMOS tube and a third NMOS tube, wherein the source electrode of the third PMOS tube is connected with a power supply voltage, the drain electrode of the third PMOS tube is connected with the drain electrode of the third NMOS tube, and the source electrode of the third NMOS tube is grounded;
The drain electrode of the third PMOS tube and the drain electrode of the third NMOS tube are connected to the grid electrode of the first PMOS tube and the grid electrode of the second NMOS tube together, and the grid electrode of the third PMOS tube and the grid electrode of the third NMOS tube are connected to the first end/the second end of the bidirectional voltage conversion circuit together.
According to the technical scheme, the bidirectional voltage conversion circuit with the direction self-identification function is provided, and compared with the prior art, the bidirectional voltage conversion circuit with the direction self-identification function automatically identifies the direction of an input signal through monitoring and analyzing the input signal and correspondingly performs voltage conversion, and no extra direction signal is required to be provided.
The bidirectional voltage conversion circuit capable of automatically identifying the direction can greatly simplify the design and application process of the system, reduce the number of external signal wires and the connection complexity, and improve the stability and the reliability of the system. Meanwhile, the switching direction can be automatically switched according to different input signals, and the method is suitable for various application scenes and has high flexibility and intelligence.
In general, the bidirectional voltage conversion circuit capable of automatically identifying the conversion direction according to the input signal has wide application prospect in the field of circuit design and control, and can effectively improve the system performance and user experience.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings that are required to be used in the embodiments or the description of the prior art will be briefly described below, and it is obvious that the drawings in the following description are only embodiments of the present invention, and that other drawings can be obtained according to the provided drawings without inventive effort for a person skilled in the art.
FIG. 1 is a block diagram of a bidirectional voltage conversion circuit with direction self-recognition according to the present invention;
FIG. 2 is a circuit diagram of a direction detecting unit according to the present invention;
FIG. 3 is a circuit configuration diagram of a unidirectional conduction unit of the present invention;
FIG. 4 is a waveform comparison chart of the control signals generated by the invention when A to B are conducted.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
The embodiment of the invention discloses a bidirectional voltage conversion circuit with direction self-identification, the frame structure of the bidirectional voltage conversion circuit is shown in fig. 1, a direction detection unit is bridged at two ends of the bidirectional voltage conversion circuit, and the bidirectional voltage conversion circuit can be controlled to be started according to an input signal at any end of the conversion circuit by monitoring the input signal, and no additional external circuit is needed to provide a direction control signal.
The invention can automatically identify and configure the transmission direction, and has simple circuit and easy realization.
The specific circuit structure comprises:
As shown in fig. 2, the direction detection unit includes a first AND gate AND1, a second AND gate AND2, a first D flip-flop DFF1, AND a second D flip-flop DFF2; wherein,
The first input terminal of the first AND gate AND1 is connected to the output terminal BQ of the second D flip-flop DFF2 through the first inverter INV1, AND the second input terminal is connected to the first terminal of the bi-directional voltage conversion circuit, denoted herein as a; the output end is connected with the clock input end CLk of the first trigger DFF 1;
The first input terminal of the second AND gate AND2 is connected to the output terminal AQ of the first D flip-flop DFF1 via the second inverter INV2, AND the second input terminal is connected to the second terminal of the bi-directional voltage conversion circuit, denoted B here; the output end is connected with the clock input end CLk of the second trigger DFF 2;
The data input ends of the first D trigger DFF1 and the second D trigger DFF2 are connected with a power supply voltage VDD; and controlling the turn-on of the bidirectional voltage conversion circuit by the output signals of the first D flip-flop DFF1 and the second D flip-flop DFF 2.
Further, the data input end of the first D flip-flop DFF1 is connected to the power supply voltage through the first Delay module Delay1, and the data input end of the second D flip-flop DFF2 is connected to the power supply voltage through the second Delay module Delay 2. The delay module is used for realizing signal delay of the power supply and finally outputting d1=d2=1.
In order to further optimize the above technical solution, as can be seen from fig. 1, the bidirectional voltage conversion circuit includes a first unidirectional conductive unit and a second unidirectional conductive unit connected in parallel,
In the invention, the first unidirectional conduction unit and the second unidirectional conduction unit have the same structure and opposite directions.
Further, the first unidirectional conduction unit is provided with a first control end ABN and a second control end ABP; the second unidirectional conductive unit has a third control terminal BAN and a fourth control terminal BAP.
Specifically, as shown in fig. 2, the output terminal AQ of the first D flip-flop DFF1 is connected to the first control terminal ABN through the third inverter INV3 and the fourth inverter INV4 connected in series, and is connected to the second control terminal ABP through the fifth inverter INV 5;
The output terminal BQ of the second D flip-flop DFF2 is connected to the third control terminal BAN through the sixth inverter INV6 and the seventh inverter INV7 connected in series, and is connected to the fourth control terminal BAP through the eighth inverter INV 8.
As shown in fig. 3, the first unidirectional conduction unit includes a PMOS tube PM1a, a PMOS tube PM2a, an NMOS tube NM1a, and an NMOS tube NM2a, wherein,
The source of the PMOS tube PM1a is connected with the power supply voltage VDD, the drain is connected with the source of the PMOS tube PM2a, the drain of the PMOS tube PM2a is connected with the drain of the NMOS tube NM1a, the source of the NMOS tube NM1a is connected with the drain of the NMOS tube NM2a, the source of the NMOS tube NM2a is grounded,
The grid electrode of the PMOS tube PM1a and the grid electrode of the NMOS tube PM2a are commonly connected to a first end/a second end of the bidirectional voltage conversion circuit; the drain of the PMOS tube PM2a and the drain of the NMOS tube NM1a are commonly connected to the second/first end of the bi-directional voltage conversion circuit, and the gate of the PMOS tube PM2a is used as the second control end ABP, and the gate of the NMOS tube NM1a is used as the first control end ABN.
Further, the device also comprises a PMOS tube PM3a and an NMOS tube NM3a, wherein the source electrode of the PMOS tube PM3a is connected with a power supply voltage, the drain electrode of the PMOS tube PM3a is connected with the drain electrode of the NMOS tube NM3a, and the source electrode of the NMOS tube NM3a is grounded;
The drain of the PMOS tube PM3a and the drain of the NMOS tube NM3a are commonly connected to the gate of the PMOS tube PM1a and the gate of the NMOS tube NM2a, and the gate of the PMOS tube PM3a and the gate of the NMOS tube NM3a are commonly connected to the first end a of the bidirectional voltage conversion circuit.
Meanwhile, the second unidirectional conduction unit comprises a PMOS tube PM1b, a PMOS tube PM2b, an NMOS tube NM1b and an NMOS tube NM2b, wherein,
The source of the PMOS tube PM1b is connected with the power supply voltage VDD, the drain is connected with the source of the PMOS tube PM2b, the drain of the PMOS tube PM2b is connected with the drain of the NMOS tube NM1b, the source of the NMOS tube NM1b is connected with the drain of the NMOS tube NM2b, the source of the NMOS tube NM2b is grounded,
The grid electrode of the PMOS tube PM1b and the grid electrode of the NMOS tube PM2b are commonly connected to the second end/the first end of the bidirectional voltage conversion circuit; the drain of the PMOS transistor PM2b and the drain of the NMOS transistor NM1b are commonly connected to the first end/the second end of the bi-directional voltage conversion circuit, and the gate of the PMOS transistor PM2b is used as the fourth control end BAP, and the gate of the NMOS transistor NM1b is used as the third control end BAN.
Further, the device also comprises a PMOS tube PM3b and an NMOS tube NM3b, wherein the source electrode of the PMOS tube PM3b is connected with a power supply voltage, the drain electrode of the PMOS tube PM3b is connected with the drain electrode of the NMOS tube NM3b, and the source electrode of the NMOS tube NM3b is grounded;
the drain of the PMOS tube PM3B and the drain of the NMOS tube NM3B are commonly connected to the gate of the PMOS tube PM1B and the gate of the NMOS tube NM2B, and the gate of the PMOS tube PM3B and the gate of the NMOS tube NM3B are commonly connected to the second end B of the bidirectional voltage conversion circuit.
The direction detection unit automatically detects 2 input signals A, B, judges the transmission directions of A and B, and then outputs judging signals (ABP/ABN/BAP/BAN) to control the opening direction of the bidirectional transmission gate.
When there is no input signal at both terminals a and B, por=0, i.e. aq=bq=0,
Abp=1/abn=0/bap=1/ban=0 to ensure that the bidirectional transmission gate is in the closed state;
When a inputs and B outputs, the automatic direction detection module enables the paths from a to B only by detecting the output abp=0/abn=1/bap=1/ban=0.
The conduction process will be described below taking the case of a input B output as an example.
Firstly resetting initial states of the DFF1 AND the DFF2 through a reset signal, wherein both AQ AND BQ are 0, further, for an AND gate AND1, an inverted signal with one input end being BQ is 1, AND the other end being an A-end signal, in the embodiment, 1 is also 1, so the AND gate AND1 outputs 1, the D trigger DFF1 is caused to collect a data end signal, the output signal is 1, AND ABN=1 AND ABP=0 can be further obtained under the action of an inverter;
Meanwhile, with regard to the AND gate AND2, since aq=1, the inverted signal of AQ is 0 at one input end of the AND gate AND2, AND the output is 0 at this time, so that the D flip-flop DFF2 outputs 0, AND finally, ban=0 AND bap=1 are obtained.
The waveform comparison chart is shown in fig. 4, namely, by obtaining the control signal: after abp=0/abn=1/bap=1/ban=0, a conductive transmission from a to B can be achieved.
In the present specification, each embodiment is described in a progressive manner, and each embodiment is mainly described in a different point from other embodiments, and identical and similar parts between the embodiments are all enough to refer to each other. For the device disclosed in the embodiment, since it corresponds to the method disclosed in the embodiment, the description is relatively simple, and the relevant points refer to the description of the method section.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (7)
1. The bidirectional voltage conversion circuit with the direction self-identification function is characterized by comprising a direction detection unit which is connected across two ends of the bidirectional voltage conversion circuit, wherein the direction detection unit comprises a first AND gate, a second AND gate, a first D trigger and a second D trigger; wherein,
The first input end of the first AND gate is connected with the output end of the second D trigger through the first inverter, and the second input end is connected to the first end of the bidirectional voltage conversion circuit; the output end is connected with the clock input end of the first trigger;
The first input end of the second AND gate is connected with the output end of the first D trigger through the second inverter, and the second input end is connected to the second end of the bidirectional voltage conversion circuit; the output end is connected with the clock input end of the second trigger;
the data input ends of the first D trigger and the second D trigger are connected with a power supply voltage; and controlling the turning-on of the bidirectional voltage conversion circuit through the output signals of the first D trigger and the second D trigger.
2. The bi-directional voltage conversion circuit with direction self-identification of claim 1, wherein the data input terminal of the first D flip-flop is connected to the power supply voltage through a first delay module, and the data input terminal of the second D flip-flop is connected to the power supply voltage through a second delay module.
3. The bidirectional voltage conversion circuit with direction self-identification according to claim 1, wherein the bidirectional voltage conversion circuit comprises a first unidirectional conduction unit and a second unidirectional conduction unit which are connected in parallel, and the first unidirectional conduction unit and the second unidirectional conduction unit have the same structure and are reversely arranged.
4. A bidirectional voltage conversion circuit with direction self-identification according to claim 3, wherein the first unidirectional conducting unit has a first control terminal and a second control terminal; the second unidirectional conduction unit is provided with a third control end and a fourth control end.
5. The bi-directional voltage conversion circuit with direction self-recognition according to claim 4, wherein the output terminal of the first D flip-flop is connected to the first control terminal through the third inverter and the fourth inverter connected in series, and is connected to the second control terminal through the fifth inverter;
the output terminal of the second D flip-flop is connected to the third control terminal through the sixth inverter and the seventh inverter connected in series, and is connected to the fourth control terminal through the eighth inverter.
6. The bidirectional voltage conversion circuit with direction self-identification as recited in claim 4 wherein the first unidirectional conduction unit and the second unidirectional conduction unit comprise a first PMOS tube, a second PMOS tube, a first NMOS tube and a second NMOS tube, respectively, wherein,
The source electrode of the first PMOS tube is connected with the power supply voltage, the drain electrode of the first PMOS tube is connected with the source electrode of the second PMOS tube, the drain electrode of the second PMOS tube is connected with the drain electrode of the first NMOS tube, the source electrode of the first NMOS tube is connected with the drain electrode of the second NMOS tube, the source electrode of the second NMOS tube is grounded,
In the first unidirectional conduction unit, the grid electrode of the first PMOS tube and the grid electrode of the second NMOS tube are commonly connected to the first end of the bidirectional voltage conversion circuit; the drain electrode of the second PMOS tube and the drain electrode of the first NMOS tube are commonly connected to the second end of the bidirectional voltage conversion circuit, the grid electrode of the second PMOS tube is used as a second control end, and the grid electrode of the first NMOS tube is used as a first control end;
In the second unidirectional conduction unit, the grid electrode of the first PMOS tube and the grid electrode of the second NMOS tube are commonly connected to the second end of the bidirectional voltage conversion circuit; the drain electrode of the second PMOS tube and the drain electrode of the first NMOS tube are commonly connected to the first end of the bidirectional voltage conversion circuit, the grid electrode of the second PMOS tube is used as a fourth control end, and the grid electrode of the first NMOS tube is used as a third control end.
7. The bidirectional voltage conversion circuit with direction self-identification according to claim 6, further comprising a third PMOS and a third NMOS, wherein a source of the third PMOS is connected to a power supply voltage, a drain is connected to a drain of the third NMOS, and a source of the third NMOS is grounded; the drain electrode of the third PMOS tube and the drain electrode of the third NMOS tube are connected to the grid electrode of the first PMOS tube and the grid electrode of the second NMOS tube together,
In the first unidirectional conduction unit, the grid electrode of the third PMOS tube and the grid electrode of the third NMOS tube are commonly connected to the first end of the bidirectional voltage conversion circuit, and in the second unidirectional conduction unit, the grid electrode of the third PMOS tube and the grid electrode of the third NMOS tube are commonly connected to the second end of the bidirectional voltage conversion circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410494727.3A CN118100639B (en) | 2024-04-24 | Bidirectional voltage conversion circuit with direction self-identification function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410494727.3A CN118100639B (en) | 2024-04-24 | Bidirectional voltage conversion circuit with direction self-identification function |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN118100639A CN118100639A (en) | 2024-05-28 |
| CN118100639B true CN118100639B (en) | 2024-07-12 |
Family
ID=
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109936359A (en) * | 2019-02-19 | 2019-06-25 | 杭州晶华微电子有限公司 | A kind of low-power consumption bi-directional digital level shifting circuit and chip with automatic angle detecting and strong output driving ability |
| CN110995244A (en) * | 2019-12-13 | 2020-04-10 | 思瑞浦微电子科技（苏州）股份有限公司 | Automatic direction detection circuit of bidirectional transmission interface |
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109936359A (en) * | 2019-02-19 | 2019-06-25 | 杭州晶华微电子有限公司 | A kind of low-power consumption bi-directional digital level shifting circuit and chip with automatic angle detecting and strong output driving ability |
| CN110995244A (en) * | 2019-12-13 | 2020-04-10 | 思瑞浦微电子科技（苏州）股份有限公司 | Automatic direction detection circuit of bidirectional transmission interface |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6927604B2 (en) | Clock signal selector circuit with reduced probability of erroneous output due to metastability | |
| KR100394841B1 (en) | Data latch circuit and driving method thereof | |
| EP1289146B1 (en) | High speed sampling receiver with reduced output impedance | |
| EP1460760A1 (en) | Dual-edge triggered flip-flop circuit with asynchronous programmable reset | |
| US8786307B2 (en) | Bias temperature instability-resistant circuits | |
| US8860468B1 (en) | Clock multiplexer | |
| JP4559475B2 (en) | Ternary decoder circuit and method | |
| US9124262B2 (en) | Reconfigurable flip-flop | |
| CN103208980B (en) | A kind of window voltage comparison means | |
| JPH0865146A (en) | System and method for converting logical pulse to static logical level | |
| CN118100639B (en) | Bidirectional voltage conversion circuit with direction self-identification function | |
| CN112671391B (en) | Level conversion circuit | |
| CN107565951B (en) | Multi-state signal generating circuit | |
| CN103310853B (en) | A kind of power switch circuit with built-in self-test | |
| CN209897021U (en) | Circuit structure for reducing rise time of digital signal | |
| CN118100639A (en) | Bidirectional voltage conversion circuit with direction self-identification function | |
| CN205545186U (en) | Electronic device | |
| TW200846689A (en) | Integrated fault output/fault response delay circuit | |
| US20130002297A1 (en) | Bias temperature instability-resistant circuits | |
| CN113328416B (en) | Full-bridge overcurrent protection circuit and full-bridge overcurrent protection method | |
| WO2022032526A1 (en) | Monitoring sensor and chip | |
| CN111929522B (en) | State detection circuit and control detection method | |
| CN111984575B (en) | Signal transmission circuit and method | |
| EP2241008A1 (en) | System and method of conditional control of latch circuit devices | |
| CN115425961B (en) | High-voltage analog switch array circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant |