CN117806887A - Airplane ground test mode control method and system based on stm32 chip - Google Patents
Airplane ground test mode control method and system based on stm32 chip Download PDFInfo
- Publication number
- CN117806887A CN117806887A CN202311838062.5A CN202311838062A CN117806887A CN 117806887 A CN117806887 A CN 117806887A CN 202311838062 A CN202311838062 A CN 202311838062A CN 117806887 A CN117806887 A CN 117806887A
- Authority
- CN
- China
- Prior art keywords
- data
- injection
- bypass
- time stamp
- test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 101
- 238000000034 method Methods 0.000 title claims abstract description 27
- 238000002347 injection Methods 0.000 claims abstract description 141
- 239000007924 injection Substances 0.000 claims abstract description 141
- 238000004891 communication Methods 0.000 claims abstract description 50
- 230000001360 synchronised effect Effects 0.000 claims abstract description 35
- 238000007405 data analysis Methods 0.000 claims abstract description 26
- 238000013500 data storage Methods 0.000 claims abstract description 13
- 238000001914 filtration Methods 0.000 claims abstract description 13
- 239000011159 matrix material Substances 0.000 claims description 12
- 238000004364 calculation method Methods 0.000 claims description 9
- 238000012937 correction Methods 0.000 claims description 8
- ZCJJIQHVZCFSGZ-UHFFFAOYSA-N 2,8-bis(diphenylphosphoryl)dibenzothiophene Chemical compound C=1C=CC=CC=1P(C=1C=C2C3=CC(=CC=C3SC2=CC=1)P(=O)(C=1C=CC=CC=1)C=1C=CC=CC=1)(=O)C1=CC=CC=C1 ZCJJIQHVZCFSGZ-UHFFFAOYSA-N 0.000 claims description 6
- 230000001960 triggered effect Effects 0.000 claims description 6
- 230000002159 abnormal effect Effects 0.000 claims description 3
- 230000004913 activation Effects 0.000 claims description 3
- 238000006073 displacement reaction Methods 0.000 claims description 3
- 238000005259 measurement Methods 0.000 claims description 3
- 230000010076 replication Effects 0.000 claims description 3
- 238000004088 simulation Methods 0.000 claims description 3
- 230000007704 transition Effects 0.000 claims description 3
- 230000010354 integration Effects 0.000 abstract description 2
- 230000008054 signal transmission Effects 0.000 abstract description 2
- 230000008569 process Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention relates to an aircraft ground test mode control method and system based on an stm32 chip, and belongs to the technical field of hardware control. The method comprises the following steps: and sending a test mode switching instruction to obtain aircraft ground test service data, analyzing the test data to obtain a time stamp, carrying out mirror image copying and stringing on the data to obtain a bypass communication data packet, and storing the bypass communication data packet in a bypass data storage module. And sending an injection mode switching instruction to acquire injection data and an injection time stamp, and carrying out string adding on the data to acquire an injection communication data packet, and sending the injection communication data packet to a data analysis module. And deserializing the data packet to obtain a time stamp and data, and filtering and predicting the time stamp and the data to obtain a synchronous time stamp and time synchronous data. And carrying out exception checking according to the time stamp and the time synchronization data, and sending exception alarm information. The integration and remote control of the test mode are realized, the accuracy of signal transmission, the integrity of an original data link and the privacy of test data are enhanced, and the method is suitable for more test scenes.
Description
Technical Field
The invention belongs to the technical field of hardware control, and particularly relates to an aircraft ground test mode control method and system based on an stm32 chip.
Background
STM32 chips are a widely used microcontroller with a variety of features, including low power consumption, high performance, ease of programming, and a wide range of applications, which make them ideal choices for many devices.
In the ground test platform projects in the aviation industry and the automobile industry, a mode switching function is often used, and at present, most of mode switching and remote disconnection functions are finished by using a board card, so that the integration degree is poor, the space of a cabinet is wasted, and the cost is high.
Disclosure of Invention
In order to solve the above problems in the prior art, in a first aspect, the present invention provides an aircraft ground test mode control method based on stm32 chip, including the following steps:
s1: the upper computer sends a test mode switching instruction to the system control module, and the system control module calls the data acquisition module according to the test mode switching instruction to acquire aircraft ground test service data;
s2: the data acquisition module analyzes the aircraft ground test service data to obtain test service data and a test timestamp, performs mirror image copying on the test service data to obtain bypass data, performs data serialization on the bypass data and the test timestamp to obtain a bypass communication data packet, and stores the bypass communication data packet into a bypass data storage module;
s3: the upper computer sends a command of switching injection modes to the system control module, the system control module calls a data injection module according to the command of switching injection modes to acquire injection data and injection time stamps associated with the injection data, performs data serialization on the injection data and the injection time stamps to obtain injection communication data packets, and sends the injection communication data packets to a data analysis module;
s4: the data analysis module acquires the bypass communication data packet, performs data deserialization on the bypass communication data packet and the injection communication data packet to obtain the test time stamp, the injection time stamp, the bypass data and the injection data, and performs filtering prediction on the bypass data and the injection data according to the test time stamp and the injection time stamp to obtain a synchronous time stamp, time synchronous bypass data and time synchronous injection data;
s5: the data analysis module performs exception checking according to the synchronous time stamp and bypass input and injection data corresponding to the synchronous time stamp, and when an exception alarm condition is triggered, the data analysis module sends exception alarm information to the upper computer.
Specifically, the switching test mode instruction in S1 and the switching injection mode instruction in S3 are control data packets based on a communication protocol of the stm32 chip, and include: a start bit, a function code, a data bit, a check bit and an end symbol, wherein the function code comprises a test code and a simulation code, the data bit represents an activation state of a DPDT relay, and the check bit represents parity of a number of digits "1" in the data packet.
Specifically, after receiving the control data packet, the system control module processes the control data packet according to the following steps:
s101: checking whether the start bit and the end symbol of the control data packet are set values;
s102: checking whether the parity of the number of the check bits is consistent with that of the digits '1' in the data packet, re-acquiring the control data packet when the check is failed, sending a data exception signal to the upper computer, and executing S103 and S104 when the check is passed;
s103: acquiring a functional code in the control data packet, and sending a level signal to an I/O pin of the stm32 chip according to the functional code;
s104: and amplifying the level signal by the Darlington transistor to obtain an amplified signal, and executing corresponding calling operation by the DPDT relay according to the amplified signal.
Specifically, the specific implementation method of mirror image replication in S2 includes:
s201: the data acquisition module analyzes the aircraft ground test service data to obtain the test service data and the test time stamp;
s202: obtaining serial keys of the data acquisition module and the bypass data storage module, wherein the serial keys comprise N data bits, N is an integer multiple of 4, and a mirror image first initial value is calculated according to the first N/4 data bits of the serial keys and the last N/4 data bits of the serial keysAnd mirror the second initial value->Calculating a mirrored first initialization parameter based on N/2 data bits in the middle of said serial key>And mirror the second initialization parameter +.>
S203: calculating a mirror image initial value according to the mirror image first initial value and the mirror image second initial value, wherein the calculation formula is as follows:x 0 representing the mirror initial value, [ mod ]]The operation represents the remainder after the value before mod is divided by the value after mod, and the initial value of the mirror image parameter is calculated according to the first initialization parameter of the mirror image and the second initialization parameter of the mirror image, wherein the calculation formula is as follows: />p 0 Representing the mirror image initial value, wherein alpha and beta are set remainder constants;
s204: performing iterative computation on the mirror image initial value and the mirror image parameter initial value according to the number of the bypass data to obtain a pseudo-random sequence;
s205: and carrying out displacement calculation on the pseudo-random sequence and the bypass data to obtain mirror image data, and copying the mirror image data to obtain the bypass data.
Specifically, the specific method of filtering prediction in S4 includes:
s401: acquiring the bypass data, the injection data, the test time stamp and the injection time stamp;
s402: calculating an error matrix of the bypass data and the injection data at time tWherein P is t (1) 、P t (2) Error matrices representing the bypass data and the injection data, respectively, F t The state transition matrix of the system is represented, and Q is the system noise of the test system;
s403: calculating correction matrices of the bypass data and the injection data respectively according to the error matricesWherein K is t (1) And K t (2) Correction matrices, H, for the bypass data and the injection data, respectively t R is measurement noise for the observation matrix;
s404: setting an alignment time stamp, and carrying out filtering prediction on the bypass data and the injection data according to the correction matrix and the alignment time stamp to obtain the time synchronization bypass data and the time synchronization injection data.
In a second aspect, the present invention also provides an aircraft ground test mode control system based on stm32 chip, operating using a method as described above, comprising: the system comprises an upper computer, a system control module, a data acquisition module, a bypass data storage module, a data injection module and a data analysis module.
The upper computer is used for sending the test mode switching instruction and the injection mode switching instruction to the system control module and receiving the abnormal alarm information of the data analysis module;
the system control module is used for receiving a test mode switching instruction and an injection mode switching instruction sent by the upper computer and sending calling signals to the data acquisition module and the data injection module;
the data acquisition module is used for analyzing the aircraft ground test service data to obtain test service data and a test time stamp, mirror image copying the test service data to obtain bypass data, and data stringing the bypass data and the test time stamp to obtain a bypass communication data packet;
the bypass data storage module is used for storing the bypass communication data packet;
the data injection module is used for acquiring the injection data and the injection time stamp associated with the injection data, carrying out data serialization on the injection data and the injection time stamp to obtain an injection communication data packet, and sending the injection communication data packet to the data analysis module;
the data analysis module is used for obtaining the bypass communication data packet, performing data deserialization on the bypass communication data packet and the injection communication data packet to obtain the test time stamp, the injection time stamp, the bypass data and the injection data, performing filtering prediction on the bypass data and the injection data according to the test time stamp and the injection time stamp to obtain a synchronous time stamp, time synchronous bypass data and time synchronous injection data, performing exception checking on bypass input and injection data corresponding to the synchronous time stamp according to the synchronous time stamp and the synchronous time stamp, and sending exception alarm information to the upper computer when an exception alarm condition is triggered.
The beneficial effects of the invention are as follows:
(1) Integrating functions such as network communication, data acquisition, data injection, mode switching and the like through the stm32 chip, and using an upper computer for remote control, thereby providing convenience for ground test of the aircraft and reducing the cost of the test;
(2) Amplifying the data signal through the Darlington transistor, and enhancing the accuracy of signal transmission through a series of verification processes in the data transmission process;
(3) The original data is subjected to mirror image copying, and data encryption is carried out in the mirror image copying process, so that the integrity of an original data link and the privacy of test data are ensured;
(4) By means of time synchronization of the bypass data and the injection data, data analysis is supported by combining the bypass data and the injection data, and the method is suitable for more testing scenes.
Drawings
The present invention is further described below with reference to the accompanying drawings for the convenience of understanding by those skilled in the art.
FIG. 1 is a schematic flow chart of an aircraft ground test mode control method based on an stm32 chip of the present invention;
fig. 2 is a block diagram of an aircraft ground test mode control system based on stm32 chips according to the present invention.
Detailed Description
In order to further describe the technical means and effects adopted by the invention for achieving the preset aim, the following detailed description is given below of the specific implementation, structure, characteristics and effects according to the invention with reference to the attached drawings and the preferred embodiment.
Referring to fig. 1, a flow chart of an aircraft ground test mode control method based on stm32 chip is shown in fig. 1, wherein: the upper computer sends a test mode switching instruction to the system control module, and the system control module calls the data acquisition module according to the test mode switching instruction to acquire aircraft ground test service data;
s2: the data acquisition module analyzes the aircraft ground test service data to obtain test service data and a test timestamp, performs mirror image copying on the test service data to obtain bypass data, performs data serialization on the bypass data and the test timestamp to obtain a bypass communication data packet, and stores the bypass communication data packet into a bypass data storage module;
s3: the upper computer sends a command of switching injection modes to the system control module, the system control module calls a data injection module according to the command of switching injection modes to acquire injection data and injection time stamps associated with the injection data, performs data serialization on the injection data and the injection time stamps to obtain injection communication data packets, and sends the injection communication data packets to a data analysis module;
s4: the data analysis module acquires the bypass communication data packet, performs data deserialization on the bypass communication data packet and the injection communication data packet to obtain the test time stamp, the injection time stamp, the bypass data and the injection data, and performs filtering prediction on the bypass data and the injection data according to the test time stamp and the injection time stamp to obtain a synchronous time stamp, time synchronous bypass data and time synchronous injection data;
s5: the data analysis module performs exception checking according to the synchronous time stamp and bypass input and injection data corresponding to the synchronous time stamp, and when an exception alarm condition is triggered, the data analysis module sends exception alarm information to the upper computer.
Specifically, the switching test mode instruction in S1 and the switching injection mode instruction in S3 are control data packets based on a communication protocol of the stm32 chip, and include: a start bit, a function code, a data bit, a check bit and an end symbol, wherein the function code comprises a test code and a simulation code, the data bit represents an activation state of a DPDT relay, and the check bit represents parity of a number of digits "1" in the data packet.
Specifically, after receiving the control data packet, the system control module processes the control data packet according to the following steps:
s101: checking whether the start bit and the end symbol of the control data packet are set values;
s102: checking whether the parity of the number of the check bits is consistent with that of the digits '1' in the data packet, re-acquiring the control data packet when the check is failed, sending a data exception signal to the upper computer, and executing S103 and S104 when the check is passed;
s103: acquiring a functional code in the control data packet, and sending a level signal to an I/O pin of the stm32 chip according to the functional code;
s104: and amplifying the level signal by the Darlington transistor to obtain an amplified signal, and executing corresponding calling operation by the DPDT relay according to the amplified signal.
Specifically, the specific implementation method of mirror image replication in S2 includes:
s201: the data acquisition module analyzes the aircraft ground test service data to obtain the test service data and the test time stamp;
s202: acquiring serial keys of the data acquisition module and the bypass data storage module, wherein the serial keys comprise N data bits, N is an integer multiple of 4, a mirror image first initial value and a mirror image second initial value are calculated according to the first N/4 data bits of the serial keys and the last N/4 data bits of the serial keys, and a mirror image first initialization parameter and a mirror image second initialization parameter are calculated according to N/2 data bits in the middle of the serial keys;
s203: calculating a mirror image initial value according to the mirror image first initial value and the mirror image second initial value, wherein the calculation formula is as follows: x0 represents the mirror image initial value, and [ mod ] operation represents the remainder after the value before mod is divided by the value after mod, and the mirror image parameter initial value is calculated according to the mirror image first initialization parameter and the mirror image second initialization parameter, wherein the calculation formula is as follows: p0 represents the mirror initial value, wherein alpha and beta are set remainder constants;
s204: performing iterative computation on the mirror image initial value and the mirror image parameter initial value according to the number of the bypass data to obtain a pseudo-random sequence;
s205: and carrying out displacement calculation on the pseudo-random sequence and the bypass data to obtain mirror image data, and copying the mirror image data to obtain the bypass data.
Specifically, the specific method of filtering prediction in S4 includes:
s401: acquiring the bypass data, the injection data, the test time stamp and the injection time stamp;
s402: calculating error matrixes of the bypass data and the injection data at the time t, wherein the error matrixes respectively represent the bypass data and the injection data, ft represents a state transition matrix of a system, and Q represents system noise of a test system;
s403: respectively calculating correction matrixes of the bypass data and the injection data according to the error matrixes, wherein the correction matrixes are respectively the bypass data and the injection data, ht is an observation matrix, and R is measurement noise;
s404: setting an alignment time stamp, and carrying out filtering prediction on the bypass data and the injection data according to the correction matrix and the alignment time stamp to obtain the time synchronization bypass data and the time synchronization injection data.
The aircraft ground test mode control system based on stm32 chip in this embodiment is shown in fig. 2, and includes: the system comprises an upper computer, a system control module, a data acquisition module, a bypass data storage module, a data injection module and a data analysis module.
The upper computer is used for sending the test mode switching instruction and the injection mode switching instruction to the system control module and receiving the abnormal alarm information of the data analysis module;
the system control module is used for receiving a test mode switching instruction and an injection mode switching instruction sent by the upper computer and sending calling signals to the data acquisition module and the data injection module;
the data acquisition module is used for analyzing the aircraft ground test service data to obtain test service data and a test time stamp, mirror image copying the test service data to obtain bypass data, and data stringing the bypass data and the test time stamp to obtain a bypass communication data packet;
the bypass data storage module is used for storing the bypass communication data packet;
the data injection module is used for acquiring the injection data and the injection time stamp associated with the injection data, carrying out data serialization on the injection data and the injection time stamp to obtain an injection communication data packet, and sending the injection communication data packet to the data analysis module;
the data analysis module is used for obtaining the bypass communication data packet, performing data deserialization on the bypass communication data packet and the injection communication data packet to obtain the test time stamp, the injection time stamp, the bypass data and the injection data, performing filtering prediction on the bypass data and the injection data according to the test time stamp and the injection time stamp to obtain a synchronous time stamp, time synchronous bypass data and time synchronous injection data, performing exception checking on bypass input and injection data corresponding to the synchronous time stamp according to the synchronous time stamp and the synchronous time stamp, and sending exception alarm information to the upper computer when an exception alarm condition is triggered.
The present invention is not limited to the above embodiments, but is capable of modification and variation in detail, and other modifications and variations can be made by those skilled in the art without departing from the scope of the present invention.
Claims (6)
1. An aircraft ground test mode control method based on stm32 chip is characterized by comprising the following steps:
s1: the upper computer sends a test mode switching instruction to the system control module, and the system control module calls the data acquisition module according to the test mode switching instruction to acquire aircraft ground test service data;
s2: the data acquisition module analyzes the aircraft ground test service data to obtain test service data and a test timestamp, performs mirror image copying on the test service data to obtain bypass data, performs data serialization on the bypass data and the test timestamp to obtain a bypass communication data packet, and stores the bypass communication data packet into a bypass data storage module;
s3: the upper computer sends a command of switching injection modes to the system control module, the system control module calls a data injection module according to the command of switching injection modes to acquire injection data and injection time stamps associated with the injection data, performs data serialization on the injection data and the injection time stamps to obtain injection communication data packets, and sends the injection communication data packets to a data analysis module;
s4: the data analysis module acquires the bypass communication data packet, performs data deserialization on the bypass communication data packet and the injection communication data packet to obtain the test time stamp, the injection time stamp, the bypass data and the injection data, and performs filtering prediction on the bypass data and the injection data according to the test time stamp and the injection time stamp to obtain a synchronous time stamp, time synchronous bypass data and time synchronous injection data;
s5: the data analysis module performs exception checking according to the synchronous time stamp and bypass input and injection data corresponding to the synchronous time stamp, and when an exception alarm condition is triggered, the data analysis module sends exception alarm information to the upper computer.
2. The method according to claim 1, wherein the switch test mode instruction in S1 and the switch inject mode instruction in S3 are control packets of a stm32 chip based communication protocol, comprising: a start bit, a function code, a data bit, a check bit and an end symbol, wherein the function code comprises a test code and a simulation code, the data bit represents an activation state of a DPDT relay, and the check bit represents parity of a number of digits "1" in the data packet.
3. The method of claim 2, wherein after the system control module receives the control data packet, the control data packet is processed according to the following steps:
s101: checking whether the start bit and the end symbol of the control data packet are set values;
s102: checking whether the parity of the number of the check bits is consistent with that of the digits '1' in the data packet, re-acquiring the control data packet when the check is failed, sending a data exception signal to the upper computer, and executing S103 and S104 when the check is passed;
s103: acquiring a functional code in the control data packet, and sending a level signal to an I/O pin of the stm32 chip according to the functional code;
s104: and amplifying the level signal by the Darlington transistor to obtain an amplified signal, and executing corresponding calling operation by the DPDT relay according to the amplified signal.
4. The method according to claim 1, wherein the implementation method of mirror image replication in S2 includes:
s201: the data acquisition module analyzes the aircraft ground test service data to obtain the test service data and the test time stamp;
s202: obtaining serial keys of the data acquisition module and the bypass data storage module, wherein the serial keys comprise N data bits, N is an integer multiple of 4, and a mirror image first initial value is calculated according to the first N/4 data bits of the serial keys and the last N/4 data bits of the serial keysAnd mirror the second initial value->Calculating a mirrored first initialization parameter based on N/2 data bits in the middle of said serial key>And mirror the second initialization parameter +.>
S203: calculating a mirror image initial value according to the mirror image first initial value and the mirror image second initial value, wherein the calculation formula is as follows:x 0 representing the mirror initial value, [ mod ]]The operation represents the remainder after the value before mod is divided by the value after mod, and the initial value of the mirror image parameter is calculated according to the first initialization parameter of the mirror image and the second initialization parameter of the mirror image, wherein the calculation formula is as follows: />p 0 Representing the mirror image initial value, wherein alpha and beta are set remainder constants;
s204: performing iterative computation on the mirror image initial value and the mirror image parameter initial value according to the number of the bypass data to obtain a pseudo-random sequence;
s205: and carrying out displacement calculation on the pseudo-random sequence and the bypass data to obtain mirror image data, and copying the mirror image data to obtain the bypass data.
5. The method according to claim 1, wherein the specific method of filtering prediction in S4 comprises:
s401: acquiring the bypass data, the injection data, the test time stamp and the injection time stamp;
s402: calculating an error matrix of the bypass data and the injection data at time tWherein (1)>Error matrices representing the bypass data and the injection data, respectively, F t The state transition matrix of the system is represented, and Q is the system noise of the test system;
s403: respectively calculating the bypass number according to the error matrixCorrection matrix based on the sum of the injected dataWherein K is t (1) And K t (2) Correction matrices, H, for the bypass data and the injection data, respectively t R is measurement noise for the observation matrix;
s404: setting an alignment time stamp, and carrying out filtering prediction on the bypass data and the injection data according to the correction matrix and the alignment time stamp to obtain the time synchronization bypass data and the time synchronization injection data.
6. An aircraft ground test mode control system based on stm32 chip, operating using the method of any one of claims 1-5, comprising a host computer, a system control module, a data acquisition module, a bypass data storage module, a data injection module, and a data analysis module, wherein:
the upper computer is used for sending the test mode switching instruction and the injection mode switching instruction to the system control module and receiving the abnormal alarm information of the data analysis module;
the system control module is used for receiving a test mode switching instruction and an injection mode switching instruction sent by the upper computer and sending calling signals to the data acquisition module and the data injection module;
the data acquisition module is used for analyzing the aircraft ground test service data to obtain test service data and a test time stamp, mirror image copying the test service data to obtain bypass data, and data stringing the bypass data and the test time stamp to obtain a bypass communication data packet;
the bypass data storage module is used for storing the bypass communication data packet;
the data injection module is used for acquiring the injection data and an injection time stamp associated with the injection data, carrying out data serialization on the injection data and the injection time stamp to obtain an injection communication data packet, and sending the injection communication data packet to the data analysis module;
the data analysis module is used for obtaining the bypass communication data packet, performing data deserialization on the bypass communication data packet and the injection communication data packet to obtain the test time stamp, the injection time stamp, the bypass data and the injection data, performing filtering prediction on the bypass data and the injection data according to the test time stamp and the injection time stamp to obtain a synchronous time stamp, time synchronous bypass data and time synchronous injection data, performing exception checking on bypass input and injection data corresponding to the synchronous time stamp according to the synchronous time stamp and the synchronous time stamp, and sending exception alarm information to the upper computer when an exception alarm condition is triggered.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311838062.5A CN117806887A (en) | 2023-12-28 | 2023-12-28 | Airplane ground test mode control method and system based on stm32 chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311838062.5A CN117806887A (en) | 2023-12-28 | 2023-12-28 | Airplane ground test mode control method and system based on stm32 chip |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117806887A true CN117806887A (en) | 2024-04-02 |
Family
ID=90427033
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311838062.5A Pending CN117806887A (en) | 2023-12-28 | 2023-12-28 | Airplane ground test mode control method and system based on stm32 chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117806887A (en) |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2010100869A1 (en) * | 2009-03-06 | 2010-09-10 | パナソニック株式会社 | Communication system, communication apparatus, integrated circuit, and communication method |
| US20170060715A1 (en) * | 2015-08-31 | 2017-03-02 | Vmware, Inc. | Dynamic mechanism for fault injection for testing distributed systems |
| US20200287803A1 (en) * | 2019-03-04 | 2020-09-10 | Ethernovia Inc. | Vehicle networking system testing and characterization |
| CN111679969A (en) * | 2020-05-07 | 2020-09-18 | 上海正网信息技术有限公司 | Delay testing method and system in high-frequency transaction process |
| US20200371887A1 (en) * | 2019-05-22 | 2020-11-26 | International Business Machines Corporation | Critical path failure analysis using hardware instruction injection |
| EP3869175A2 (en) * | 2020-12-17 | 2021-08-25 | Beijing Baidu Netcom Science and Technology Co., Ltd. | Testing method and apparatus for automated driving system, electronic device, storage medium and computer program product |
| CN114461526A (en) * | 2022-02-07 | 2022-05-10 | 中国第一汽车股份有限公司 | System, method and device for testing data consistency and storage medium |
| CN116209002A (en) * | 2023-02-28 | 2023-06-02 | 四川恒湾科技有限公司 | Test data interaction method, test data interaction device and electronic equipment |
| CN117255252A (en) * | 2023-10-11 | 2023-12-19 | 上海泽尔汽车科技有限公司 | Bypass acquisition method and system for automobile multimedia data link |
-
2023
- 2023-12-28 CN CN202311838062.5A patent/CN117806887A/en active Pending
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2010100869A1 (en) * | 2009-03-06 | 2010-09-10 | パナソニック株式会社 | Communication system, communication apparatus, integrated circuit, and communication method |
| US20170060715A1 (en) * | 2015-08-31 | 2017-03-02 | Vmware, Inc. | Dynamic mechanism for fault injection for testing distributed systems |
| US20200287803A1 (en) * | 2019-03-04 | 2020-09-10 | Ethernovia Inc. | Vehicle networking system testing and characterization |
| US20200371887A1 (en) * | 2019-05-22 | 2020-11-26 | International Business Machines Corporation | Critical path failure analysis using hardware instruction injection |
| CN111679969A (en) * | 2020-05-07 | 2020-09-18 | 上海正网信息技术有限公司 | Delay testing method and system in high-frequency transaction process |
| EP3869175A2 (en) * | 2020-12-17 | 2021-08-25 | Beijing Baidu Netcom Science and Technology Co., Ltd. | Testing method and apparatus for automated driving system, electronic device, storage medium and computer program product |
| CN114461526A (en) * | 2022-02-07 | 2022-05-10 | 中国第一汽车股份有限公司 | System, method and device for testing data consistency and storage medium |
| CN116209002A (en) * | 2023-02-28 | 2023-06-02 | 四川恒湾科技有限公司 | Test data interaction method, test data interaction device and electronic equipment |
| CN117255252A (en) * | 2023-10-11 | 2023-12-19 | 上海泽尔汽车科技有限公司 | Bypass acquisition method and system for automobile multimedia data link |
Non-Patent Citations (1)
| Title |
|---|
| 杜长江: "基于STM32的机舱分布式处理系统设计", 《中国优秀硕士学位论文全文数据库 (工程科技Ⅱ辑)》, no. 01, 15 January 2021 (2021-01-15), pages 036 - 44 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102098131B (en) | Dynamic parameter configuration-based general framing and de-framing method for serial port data frames | |
| US10006963B2 (en) | Packet tracking in a verification environment | |
| US7613739B2 (en) | Method and apparatus for synchronizing databases connected by wireless interface | |
| US20070073787A1 (en) | Method and apparatus for synchronizing databases connected by wireless interface | |
| CN101262304B (en) | A data stream parsing method based on universal communication data format | |
| US20090281783A1 (en) | Device, system, and method of storage controller simulating data mirroring | |
| CN113495903B (en) | Electric power time sequence database caching method, system, equipment and readable storage medium | |
| CN117806887A (en) | Airplane ground test mode control method and system based on stm32 chip | |
| US20070118709A1 (en) | Method and apparatus for memory management in an electronic device | |
| US20070118571A1 (en) | Method and apparatus for synchronizing databases connected by wireless interface | |
| CN111638439B (en) | Communication module testing method, device, computer equipment and storage medium | |
| CN113961643A (en) | Search engine updating method and device, equipment, medium and product thereof | |
| CN117093475A (en) | Test data generation method, system, server and computer readable storage medium | |
| CN117076228A (en) | Chip testing method and related assembly | |
| US10700704B2 (en) | Serial general purpose input/output system | |
| CN100542339C (en) | Portable terminal is carried out the method and system of telemanagement | |
| CN110674067A (en) | Configuration connection system and method for communication simulation between hardware | |
| KR20060072260A (en) | Apparatus and method for controlling key in mobile communication terminal | |
| US11277154B2 (en) | Polar code-based interleaving method and communication apparatus | |
| CN113760799B (en) | Scalable communication method, device, computer equipment and storage medium of UPP interface | |
| CN114265795A (en) | Apparatus and method for high performance memory debug record generation and management | |
| CN111339100A (en) | Data checking method and device | |
| CN113254262B (en) | Database disaster recovery method and device and electronic equipment | |
| CN117079703B (en) | Method and device for testing embedded memory of chip and electronic equipment | |
| US6412093B1 (en) | Control data link format utilizing CRC error detection |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |