CN117456831A - Display panel, preparation method thereof and display device - Google Patents
Display panel, preparation method thereof and display device Download PDFInfo
- Publication number
- CN117456831A CN117456831A CN202311206681.2A CN202311206681A CN117456831A CN 117456831 A CN117456831 A CN 117456831A CN 202311206681 A CN202311206681 A CN 202311206681A CN 117456831 A CN117456831 A CN 117456831A
- Authority
- CN
- China
- Prior art keywords
- area
- fan
- data line
- data lines
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000002360 preparation method Methods 0.000 title abstract description 4
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 230000002093 peripheral effect Effects 0.000 claims abstract description 13
- 239000002184 metal Substances 0.000 claims description 12
- 238000001259 photo etching Methods 0.000 claims description 8
- 238000004519 manufacturing process Methods 0.000 claims description 2
- 238000000034 method Methods 0.000 description 15
- 238000013461 design Methods 0.000 description 13
- 230000008569 process Effects 0.000 description 12
- 229920002120 photoresistant polymer Polymers 0.000 description 10
- 238000005530 etching Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007306 functionalization reaction Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The application discloses a display panel, a preparation method thereof and a display device, wherein the display panel comprises: the substrate base plate comprises a display area and a peripheral area surrounding the display area, wherein the peripheral area comprises a first fan-out area which is arranged adjacent to the display area, and a second fan-out area which is positioned at one side of the first fan-out area far away from the display area; the plurality of data lines are positioned on one side of the substrate base plate and extend from the display area to the first fan-out area and the second fan-out area; the display area, the first fan-out area and the second fan-out area are arranged along the first direction, the second fan-out area is provided with a first edge sub-area, a center sub-area and a second edge sub-area in the second direction, the virtual data line is positioned in the edge sub-area, and the virtual data line is of a continuous linear structure and/or a continuous curve structure. Therefore, the display panel has better product yield and display performance.
Description
Technical Field
The application relates to the technical field of display, in particular to a display panel, a preparation method thereof and a display device.
Background
Along with the development of flat panel display technology, the multi-functionalization of electronic consumer products requires that the screen occupation ratio of the display panel is higher and higher, and accordingly, the frame of the display panel is narrower and narrower, which puts forward higher requirements on the circuit structural design of the display panel, and how to improve the process yield of the narrow frame product becomes a problem to be solved.
Accordingly, there is still a need for improvement in the current display panel, the method of manufacturing the same, and the display device.
Disclosure of Invention
The present application is made based on the discovery and recognition of the following facts and problems by the inventors:
the inventor finds that in the process of the narrow-frame display panel, due to inconsistent design line density of the data lines in different areas in the fan-out area, the difference of line widths of the data lines in different areas in the fan-out area is larger after the data line structure is formed by photoetching treatment, and poor high incidence of the data lines is caused, so that the improvement of uniformity of line widths of the data lines in the fan-out area after the photoetching treatment is very significant for improving the display performance of the display panel, in particular to improving the yield of the narrow-frame display panel
The present application aims to at least somewhat alleviate or solve at least one of the above mentioned problems.
In one aspect of the present application, the present application proposes a display panel including: the display device comprises a substrate base plate, a display area and a peripheral area surrounding the display area, wherein the peripheral area comprises a first fan-out area and a second fan-out area, the first fan-out area is arranged adjacent to the display area, and the second fan-out area is positioned on one side of the first fan-out area away from the display area; a plurality of data lines located at one side of the substrate base plate and extending from the display area to the first fan-out area and the second fan-out area; the display device comprises at least one virtual data line, wherein the at least one virtual data line is positioned in the second fan-out area and positioned between two adjacent data lines, the extending direction of the virtual data line is consistent with the extending direction of the data line, the display area, the first fan-out area and the second fan-out area are arranged along a first direction, the second fan-out area is provided with a first edge sub-area, a central sub-area and a second edge sub-area in a second direction, the second direction is perpendicular to the first direction, the virtual data line is positioned in the edge sub-area, and the virtual data line is of a continuous linear structure and/or a continuous curve structure. Therefore, the uniformity of the linear density of different areas in the fan-out area can be improved, and the display panel has higher product yield and better display performance.
According to an embodiment of the present application, a distance between two adjacent data lines located in the center sub-area in the second direction is D1, a distance between two adjacent data lines located in the edge sub-area in the second direction is D2, and when (D2-D1)/D1 is not less than 50%, at least one dummy data line is located between the adjacent data lines. Therefore, the uniformity of the line width of the data line in different areas in the fan-out area can be further improved.
According to an embodiment of the present application, D1 is 1-5 microns and D2 is 1-5 microns. Thereby, the uniformity of the linear density of the fan-out area can be improved.
According to the embodiment of the application, the line width of the data line is 1-5 microns, and the line width of the virtual data line is 1-5 microns. Thereby, uniformity of the line width of the data line can be improved.
According to an embodiment of the present application, one dummy data line is disposed between adjacent data lines, and the widths of the plurality of dummy data lines gradually decrease in a direction from the edge sub-region toward the center sub-region. Thereby, the display performance of the display panel can be further improved. Thus, the uniformity of the line width of the data line in the fan-out area can be further improved.
According to an embodiment of the present application, a distance between the adjacent data line and the dummy data line within the edge sub-region is D3, (D3-D1)/D1 is not more than 30%. Thereby, the display performance of the display panel can be further improved.
In yet another aspect of the present application, a method of preparing the aforementioned display panel is presented, comprising: providing a substrate, and arranging a metal layer for forming a data line on the substrate; and carrying out photoetching treatment on the metal layer to form a data line and a virtual data line based on the same photoetching treatment. Therefore, the line density of the region with lower line density of the data line in the fan-out region can be improved through the arrangement of the virtual data line, so that the uniformity of the line width of the data line in the fan-out region is improved.
In yet another aspect of the present application, a display device is provided, including the aforementioned display panel. Therefore, the display device has all the features and advantages of the aforementioned display panel, and is not described herein.
Drawings
The foregoing and/or additional aspects and advantages of the present application will become apparent and readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings, wherein:
fig. 1 shows a partial schematic structure of a display panel according to an embodiment of the present application;
fig. 2 is a schematic view showing a partial structure of a display panel according to still another embodiment of the present application;
fig. 3 is a schematic view showing a partial structure of a display panel in the related art;
fig. 4 is a schematic view showing a partial structure of a display panel according to still another embodiment of the present application.
Reference numerals illustrate:
1: a data line; 2: a dummy data line; 100: a display area; 210: a first fan-out section; 220: a second fan-out area; 221: a first edge sub-region; 222: a central subregion; 223: a second edge sub-region.
Detailed Description
Embodiments of the present application are described in detail below, examples of which are illustrated in the accompanying drawings, wherein the same or similar reference numerals refer to the same or similar elements or elements having the same or similar functions throughout. The embodiments described below by referring to the drawings are exemplary only for the purpose of explaining the present application and are not to be construed as limiting the present application.
In one aspect of the present application, the present application proposes a display panel, referring to fig. 1 and 2, including: a substrate including a display region 100 and a peripheral region surrounding the display region, the peripheral region including a first fan-out region 210 and a second fan-out region 220, the first fan-out region 210 being disposed adjacent to the display region 100, the second fan-out region 220 being located at a side of the first fan-out region 210 remote from the display region 100; a plurality of sub-pixels located in the display area 100; a plurality of data lines 1, the plurality of data lines 1 being located at one side of the substrate and extending from the display area 100 to the first and second fan-out areas 210 and 220 and configured to provide data signals for the plurality of sub-pixels; at least one dummy data line 2, at least one dummy data line 2 is located in the second fan-out area 220 and between two adjacent data lines 1, and an extending direction of the dummy data line 2 is consistent with an extending direction of the data line 1. Therefore, when the display panel is designed and developed, the data lines and the light holes of the virtual data lines are preset in the mask plate, so that the linear density of the area with relatively low linear density of the original data lines is improved through the addition of the virtual data lines, the linear density uniformity of linear holes in each area of the mask plate is improved, the uniformity of line width of the data lines after exposure in different areas in the peripheral area of the fan is improved, the fan-out area width of the display panel is reduced, meanwhile, the occurrence of broken circuit failure of the data lines is reduced, the yield of the narrow-frame display panel is improved, and the product competitiveness is improved.
For easy understanding, the principle of the display panel having the above advantageous effects in the present application will be described below:
the inventor finds that the line width of the data line is closely related to the resistance value of the data line, and in order to improve the transmission accuracy and consistency of the data signal, the width of the data line in the same display panel should be kept as consistent as possible. Referring to fig. 3, after the related art data line 1' extends from the first fan-out region 210' to the second fan-out region 220', the line width of the data line 1' of the a region located in the first fan-out region 210' in the second fan-out region is 1.88 micrometers, and similarly, the line width of the data line 1' of the B region located in the first fan-out region 210' in the second fan-out region is 2.05 micrometers, and the line width of the data line 1' of the a region located in the first fan-out region 210' in the second fan-out region is 2.02 micrometers. The A area is a relatively sparse area of the data lines, the B area and the C area are relatively dense areas of the data lines, namely, the line width of the data lines of the A area is smaller than that of the data lines of the B area and the C area by 0.2 microns, so that the line width of the data lines of the A area is too narrow, and the data lines are poor and high in occurrence.
Further, the inventors have found that the data line structures on the display panel are all formed by a single exposure process, and specifically, taking a positive photoresist as an example, the exposure process may include: aligning the mask plate with a substrate, wherein the substrate is provided with a metal layer and a photoresist layer which are sequentially stacked; the mask plate is provided with a preset hole, and the orthographic projection of the preset hole on the substrate coincides with the orthographic projection of the data line on the substrate; performing photoetching treatment to remove cross-links of the photoresist layer except the area where the data line is located; removing the de-crosslinked photoresist layer to expose the metal layer except the area where the data line is located, and performing etching treatment to remove the redundant metal layer; and finally removing the non-crosslinked photoresist layer in the area where the data line is positioned to obtain the display panel. In the exposure process, the total light quantity received by each area on the display panel is fixed, for the area with sparse data line design, on the premise of consistent exposure intensity and time, compared with the area with dense data line design, the draft of the peripheral area of the data line is larger, so that the etched degree of the peripheral area of the data line in the subsequent etching process is larger, and finally, the data line area which should not be etched is etched to a certain degree, and the line width of the obtained data line is narrower than the design width value.
In the application, through setting up virtual data line between adjacent data value in the comparatively sparse region of original data line design to can reduce the light-emitting amount of data line peripheral region through the setting up of virtual data line when the comparatively sparse region of data line design exposes, make the bus density of the comparatively sparse region of original data line design data line and virtual data line be close with the comparatively dense region line density of original data line design, and then improve the data line width homogeneity that obtains after data line dense region and the sparse region exposure processing of data line.
In the description of the present application, it should be understood that the terms "width," "upper," "lower," "left," "right," and the like indicate an orientation or a positional relationship based on that shown in the drawings, and are merely for convenience of description and simplification of the description, and do not indicate or imply that the apparatus or element in question must have a specific orientation, be configured and operated in a specific orientation, and therefore should not be construed as limiting the present application.
According to some embodiments of the present application, the structure of the display panel is not particularly limited, for example, referring to fig. 1 and 2, the display area 100, the first fan-out area 210, and the second fan-out area 220 may be arranged along a first direction, the second fan-out area 220 has a first edge sub-area 221, a center sub-area 222, and a second edge sub-area 223 in a second direction, which is perpendicular to the first direction, and the dummy data line 2 may be located within the edge sub-area.
According to other embodiments of the present application, the relative positional relationship between the dummy data line 2 and the data line 1 is not particularly limited, as long as the orthographic projections of the dummy data line 2 and the data line 1 on the substrate are not coincident, i.e. there is no electrical connection between the dummy data line and the data line, so that it is possible to avoid the data transmission of the data line from being affected when the display panel works.
According to some embodiments of the present application, referring to fig. 2 and 4, the arrangement position of the dummy data line is not particularly limited, for example, when the interval between two adjacent data lines 1 in the second direction in the center sub-region 212 is D1, and the interval between two adjacent data lines 1 in the second direction in the edge sub-region 223 is D2, when (D2-D1)/D1 is not less than 50%, at least one dummy data line 2 may be provided between the adjacent data lines 1, so that the data lines can be prevented from being excessively exposed during the exposure molding process of the data lines, and further, the line width of the data lines is excessively narrowed due to excessive etching, so that the open circuit defect occurs.
It is understood that in the present application, the sub-edge regions comprise a first sub-edge region and/or a second sub-edge region.
According to some embodiments of the present application, the range of D2 is not particularly limited, for example, when D1 is 1-5 microns, D2 may be 1-5 microns, so that the effect of improving the consistency of the data line width in the data edge sub-area and the data line width in the center sub-area can be achieved.
According to some embodiments of the present application, the width of the data line and the width of the dummy data line are not particularly limited, and for example, the line width of the data line may be 1-5 micrometers and the line width of the dummy data line may be 1-5 micrometers.
In this application, all numbers disclosed herein are approximations, whether or not the word "about" or "about" is used. The numerical value of each number may vary by less than 10% or reasonably as considered by those skilled in the art, such as 1%, 2%, 3%, 4% or 5%.
According to some embodiments of the present application, the arrangement manner of the dummy data lines is not particularly limited, for example, referring to fig. 2, one dummy data line 2 may be disposed between adjacent data lines 1, and the widths of the plurality of dummy data lines 2 may gradually decrease in a direction from the edge sub-region 223 toward the center sub-region 222. Since the line density of the data lines is gradually increased in the direction from the edge sub-region 223 towards the center sub-region 222, correspondingly, the width of the dummy data line 2 may be gradually reduced in the direction from the edge sub-region 223 towards the center sub-region 222, thereby realizing the line density gradient compensation from the edge sub-region towards the center sub-region, and further enabling the overall line density of the second fan-out region to have higher uniformity.
According to some embodiments of the present application, the arrangement manner of the dummy data lines is not particularly limited, for example, a plurality of dummy data lines 2 may be provided between adjacent data lines 1, and the total width of the plurality of dummy data lines 2 may gradually decrease in a direction from the edge sub-region 223 toward the center sub-region 222. Since the line density of the data lines is gradually increased in a direction from the edge sub-region 223 toward the center sub-region 222, accordingly, the total width of the plurality of dummy data lines 2 located between the adjacent data lines 1 may be gradually reduced in a direction from the edge sub-region 223 toward the center sub-region 222, so that the overall line density of the second fan-out region has higher uniformity.
It will be appreciated that when a plurality of dummy data lines 2 may be provided between adjacent data lines 1, the plurality of dummy data lines may be in contact, i.e. the dummy data lines located between adjacent data lines may be electrically connected, as long as they are not electrically connected to the adjacent data lines.
According to some embodiments of the present application, the structure of the dummy data line is not particularly limited, for example, referring to fig. 2, the dummy data line includes a plurality of sub-electrode blocks arranged at intervals along the extending direction of the data line, the plurality of sub-electrode blocks together form the dummy data line in a dotted line shape, and further, the widths of the plurality of sub-electrode blocks may be kept uniform.
According to some embodiments of the present application, referring to fig. 4, the dummy data line may be a continuous line structure. For another example, the dummy data line in the present application may have a curved structure.
According to some embodiments of the present application, by setting the dummy data lines, the bus density of the data lines and the dummy data lines in the edge sub-area is closer to the line density of the data lines in the center sub-area, for example, when the distance between the adjacent data lines and the dummy data lines in the edge sub-area is D3, (D3-D1)/D1 is not greater than 30%, and the line density consistency of the entire second fan-out area is higher.
In yet another aspect of the present application, a method of preparing the aforementioned display panel is presented, comprising: providing a substrate, and arranging a metal layer for forming a data line on the substrate; the metal layer is subjected to a photolithography process to form data lines and dummy data lines based on the same photolithography process. Specifically, the method comprises the following steps: the data line structures on the display panel are all formed by one exposure process, specifically, taking positive photoresist as an example, the exposure process may include: aligning the mask plate with a substrate, wherein the substrate is provided with a metal layer and a photoresist layer which are sequentially stacked; the mask plate is provided with a preset hole, and the orthographic projection of the preset hole on the substrate coincides with the orthographic projection of the data line and the virtual data line on the substrate; performing photoetching treatment to remove cross-links of the photoresist layer except the data lines and the virtual data lines; removing the de-crosslinked photoresist layer to expose the metal layer except the areas where the data lines and the virtual data lines are located, and performing etching treatment to remove the redundant metal layer; and finally removing the non-crosslinked photoresist layer in the areas where the data lines and the virtual data lines are positioned to obtain the display panel. In the exposure process, the virtual data lines are arranged between adjacent data values through the areas with sparse original data line designs, so that the light-emitting quantity of the peripheral areas of the data lines can be reduced through the arrangement of the virtual data lines when the areas with sparse data line designs are exposed, the bus density of the data lines and the virtual data lines in the areas with sparse original data line designs is close to that of the areas with dense original data line designs, and the uniformity of the width of the data lines obtained after exposure processing of the data line dense areas and the data line sparse areas is improved.
In yet another aspect of the present application, a display device is provided, including the aforementioned display panel. Therefore, the display device has all the features and advantages of the aforementioned display panel, and is not described herein.
According to some embodiments of the present application, the display panel may still have a better display effect in the narrower second fan-out area, so that the display device is particularly suitable for a display with a narrow bezel and a display with a narrow bezel.
In the description of the present application, "a first feature", "a second feature" may include one or more of the features.
In the description of the present application, the meaning of "plurality" is two or more.
In the description of the present application, "a and/or B" may include any of the cases of a alone, B alone, a and B, wherein A, B is merely for example, which may be any technical feature of the present application using "and/or" connection.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs. All patents and publications referred to in this application are incorporated herein by reference in their entirety. The terms "comprising" or "including" are used in an open-ended fashion, i.e., including what is indicated in the present application, but not excluding other aspects.
In the description of the present specification, reference to the term "one embodiment," "another embodiment," etc., means that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the present application. In this specification, schematic representations of the above terms are not necessarily directed to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples. Furthermore, the different embodiments or examples described in this specification and the features of the different embodiments or examples may be combined and combined by those skilled in the art without contradiction. In addition, it should be noted that, in this specification, the terms "first" and "second" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated.
Although embodiments of the present application have been shown and described above, it will be understood that the above embodiments are illustrative and not to be construed as limiting the application, and that variations, modifications, alternatives, and variations may be made to the above embodiments by one of ordinary skill in the art within the scope of the application.
Claims (8)
1. A display panel, comprising:
the display device comprises a substrate base plate, a display area and a peripheral area surrounding the display area, wherein the peripheral area comprises a first fan-out area and a second fan-out area, the first fan-out area is arranged adjacent to the display area, and the second fan-out area is positioned on one side of the first fan-out area away from the display area;
a plurality of data lines located at one side of the substrate base plate and extending from the display area to the first fan-out area and the second fan-out area;
at least one virtual data line, wherein the at least one virtual data line is positioned in the second fan-out area and between two adjacent data lines, and the extending direction of the virtual data line is consistent with the extending direction of the data line; the display area, the first fan-out area and the second fan-out area are arranged along a first direction, the second fan-out area is provided with a first edge sub-area, a center sub-area and a second edge sub-area in a second direction, the second direction is perpendicular to the first direction, the virtual data line is located in the edge sub-area, and the virtual data line is in a continuous linear structure and/or a continuous curve structure.
2. The display panel according to claim 1, wherein a pitch of two adjacent data lines in the second direction within the center sub-area is D1, a pitch of two adjacent data lines in the second direction within the edge sub-area is D2, and at least one of the dummy data lines is provided between the adjacent data lines when (D2-D1)/D1 is not less than 50%.
3. The display panel of claim 2, wherein D1 is 1-5 microns and D2 is 1-5 microns.
4. The display panel of claim 2, wherein the line width of the data line is 1-5 microns and the line width of the dummy data line is 1-5 microns.
5. The display panel of claim 1, wherein one of the dummy data lines is provided between adjacent ones of the data lines, and a width of the dummy data lines is gradually reduced from the edge sub-region toward the center sub-region.
6. The display panel of claim 1, wherein a distance between adjacent ones of the data lines and the dummy data line within the edge sub-region is D3, (D3-D1)/D1 is not more than 30%.
7. A method of manufacturing the display panel of any one of claims 1-6, comprising:
providing a substrate, and arranging a metal layer for forming a data line on the substrate;
and carrying out photoetching treatment on the metal layer to form a data line and a virtual data line based on the same photoetching treatment.
8. A display device comprising the display panel of any one of claims 1-6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311206681.2A CN117456831A (en) | 2022-07-25 | 2022-07-25 | Display panel, preparation method thereof and display device |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311206681.2A CN117456831A (en) | 2022-07-25 | 2022-07-25 | Display panel, preparation method thereof and display device |
| CN202210884477.5A CN115223450B (en) | 2022-07-25 | 2022-07-25 | Display panel, preparation method thereof and display device |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210884477.5A Division CN115223450B (en) | 2022-07-25 | 2022-07-25 | Display panel, preparation method thereof and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117456831A true CN117456831A (en) | 2024-01-26 |
Family
ID=83614261
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311206681.2A Pending CN117456831A (en) | 2022-07-25 | 2022-07-25 | Display panel, preparation method thereof and display device |
| CN202210884477.5A Active CN115223450B (en) | 2022-07-25 | 2022-07-25 | Display panel, preparation method thereof and display device |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210884477.5A Active CN115223450B (en) | 2022-07-25 | 2022-07-25 | Display panel, preparation method thereof and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (2) | CN117456831A (en) |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW201506753A (en) * | 2013-07-29 | 2015-02-16 | Ｌｇ伊諾特股份有限公司 | touch window and touch device including the same |
| CN207424484U (en) * | 2017-11-27 | 2018-05-29 | 京东方科技集团股份有限公司 | A kind of array substrate and display device |
| US10964235B1 (en) * | 2018-06-25 | 2021-03-30 | Apple Inc. | Electronic devices with narrow border displays |
| CN109614705B (en) * | 2018-12-12 | 2023-06-16 | 上海华力集成电路制造有限公司 | Method for generating auxiliary pattern of metal layer device |
| CN111798755B (en) * | 2020-07-07 | 2021-08-24 | Tcl华星光电技术有限公司 | Display panel |
| CN114284302A (en) * | 2021-12-27 | 2022-04-05 | Tcl华星光电技术有限公司 | Array substrate, display panel and display device |
| CN114690498A (en) * | 2022-03-31 | 2022-07-01 | 鄂尔多斯市源盛光电有限责任公司 | Array substrate and display device |
-
2022
- 2022-07-25 CN CN202311206681.2A patent/CN117456831A/en active Pending
- 2022-07-25 CN CN202210884477.5A patent/CN115223450B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN115223450B (en) | 2023-11-14 |
| CN115223450A (en) | 2022-10-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9201095B2 (en) | Structure of bridging electrode | |
| JPS6366934A (en) | Manufacture of semiconductor integrated circuit device using check pattern | |
| US11145682B2 (en) | Array substrate and method for fabricating the same, display panel, display device | |
| JP2007048963A (en) | Method of manufacturing printed wiring board, photomask for printed wiring board, and photomask creation program | |
| CN115223450B (en) | Display panel, preparation method thereof and display device | |
| CN110794630A (en) | Array substrate and manufacturing method thereof | |
| US11327401B2 (en) | Display substrate, method for preparing the same, and display device | |
| WO2021164086A1 (en) | Array substrate and manufacturing method for photolithography compensation structure thereof, and display panel | |
| JP2000162628A (en) | Liquid crystal display element | |
| CN112711174A (en) | Photomask, preparation method of array substrate and display panel | |
| CN113419399A (en) | Half-tone mask plate, manufacturing method of display substrate and display substrate | |
| CN111477641A (en) | Array substrate, preparation method thereof and display device | |
| CN215576092U (en) | Half-tone mask plate | |
| CN216979582U (en) | Wiring supplement mask plate and module structure | |
| US11960690B2 (en) | Method for fabricating touch substrate, touch substrate, substrate and touch device | |
| CN218446646U (en) | Touch sensor, touch screen and electronic equipment | |
| WO2023164793A1 (en) | Display substrate and manufacturing method therefor, and display device | |
| CN110993621A (en) | Array substrate and manufacturing method thereof | |
| CN218159469U (en) | Peripheral wiring structure and substrate | |
| CN113296361B (en) | Patterned photosensitive resin coating, manufacturing method thereof, circuit structure and capacitive touch screen | |
| JP2003504892A (en) | Manufacture of printed circuits | |
| JP7265768B2 (en) | Biosensor manufacturing method and biosensor | |
| RU2040128C1 (en) | Process of manufacturing boards for hybrid integrated circuits | |
| JP3152195B2 (en) | Method for producing conductor and electrode pattern | |
| CN116313236A (en) | Metal grid conductive film, manufacturing method thereof and touch display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |