CN116613055B - Method for forming doped polysilicon film and method for removing surface defect thereof - Google Patents
Method for forming doped polysilicon film and method for removing surface defect thereof Download PDFInfo
- Publication number
- CN116613055B CN116613055B CN202310876715.2A CN202310876715A CN116613055B CN 116613055 B CN116613055 B CN 116613055B CN 202310876715 A CN202310876715 A CN 202310876715A CN 116613055 B CN116613055 B CN 116613055B
- Authority
- CN
- China
- Prior art keywords
- pressure
- doped polysilicon
- polysilicon film
- low
- furnace tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 144
- 229920005591 polysilicon Polymers 0.000 title claims abstract description 141
- 238000000034 method Methods 0.000 title claims abstract description 93
- 230000007547 defect Effects 0.000 title claims abstract description 48
- 239000007789 gas Substances 0.000 claims abstract description 52
- 230000008569 process Effects 0.000 claims abstract description 42
- 239000004065 semiconductor Substances 0.000 claims abstract description 31
- 239000012495 reaction gas Substances 0.000 claims abstract description 27
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims abstract description 15
- 230000003647 oxidation Effects 0.000 claims abstract description 14
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 14
- 230000001590 oxidative effect Effects 0.000 claims abstract description 13
- 239000010408 film Substances 0.000 claims description 104
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 46
- 229910052698 phosphorus Inorganic materials 0.000 claims description 33
- 239000011574 phosphorus Substances 0.000 claims description 33
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 31
- 239000010409 thin film Substances 0.000 claims description 31
- 239000000758 substrate Substances 0.000 claims description 24
- 235000012239 silicon dioxide Nutrition 0.000 claims description 23
- 239000000377 silicon dioxide Substances 0.000 claims description 23
- 238000004140 cleaning Methods 0.000 claims description 22
- 239000002253 acid Substances 0.000 claims description 8
- 238000011065 in-situ storage Methods 0.000 claims description 7
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 6
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 claims description 6
- 238000006243 chemical reaction Methods 0.000 claims description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 3
- 229910052760 oxygen Inorganic materials 0.000 claims description 3
- 239000001301 oxygen Substances 0.000 claims description 3
- 229910000073 phosphorus hydride Inorganic materials 0.000 claims description 3
- 229910000077 silane Inorganic materials 0.000 claims description 3
- 239000002019 doping agent Substances 0.000 claims description 2
- 229910052757 nitrogen Inorganic materials 0.000 claims 1
- 239000006227 byproduct Substances 0.000 abstract description 12
- 238000007599 discharging Methods 0.000 abstract description 3
- 230000015572 biosynthetic process Effects 0.000 description 10
- 239000000243 solution Substances 0.000 description 10
- 239000000463 material Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 239000012212 insulator Substances 0.000 description 5
- 230000035484 reaction time Effects 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 235000012431 wafers Nutrition 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 230000002776 aggregation Effects 0.000 description 3
- 238000004220 aggregation Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 230000005856 abnormality Effects 0.000 description 2
- 239000003929 acidic solution Substances 0.000 description 2
- 230000002378 acidificating effect Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 229910001882 dioxygen Inorganic materials 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- 239000000376 reactant Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- AXQKVSDUCKWEKE-UHFFFAOYSA-N [C].[Ge].[Si] Chemical compound [C].[Ge].[Si] AXQKVSDUCKWEKE-UHFFFAOYSA-N 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- -1 phosphorus ions Chemical class 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000010301 surface-oxidation reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B28/00—Production of homogeneous polycrystalline material with defined structure
- C30B28/12—Production of homogeneous polycrystalline material with defined structure directly from the gas state
- C30B28/14—Production of homogeneous polycrystalline material with defined structure directly from the gas state by chemical reaction of reactive gases
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
- C30B33/005—Oxydation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02595—Microstructure polycrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67253—Process monitoring, e.g. flow or thickness monitoring
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
Abstract
The invention provides a method for forming a doped polysilicon film and a method for removing surface defects of the doped polysilicon film, which are applied to the technical field of semiconductors. Firstly dividing the total time for forming the doped polysilicon film into a plurality of groups of time periods, wherein each group of time periods consists of a first time period and a second time period, then, circularly executing the LPCVD process for the first time period and the second time period for a preset number of times in a low-pressure furnace tube, setting the air pressure in the low-pressure furnace tube of the LPCVD process as low pressure and introducing a proper amount of reaction gas source in the first time period, reducing the air pressure in the low-pressure furnace tube from the low pressure to 0 in the second time period, simultaneously rapidly discharging the residual reaction gas source and byproducts in the low-pressure furnace tube, and then, after the total time period, returning the air pressure in the low-pressure furnace tube to a normal pressure state, introducing oxidizing gas into the low-pressure furnace tube so as to perform thermal oxidation treatment on the surface of the doped polysilicon film.
Description
Technical Field
The invention relates to the technical field of semiconductors, in particular to a method for forming a doped polysilicon film and a method for removing surface defects of the doped polysilicon film.
Background
Polysilicon is commonly used as a gate material in various semiconductor devices, and film formation and simultaneous phosphorus doping are generally performed using a furnace tube low pressure deposition process (abbreviated as LPCVD process) and an in-situ doping process to adjust the resistance of the polysilicon thin film. And then, forming a contact hole in a dielectric layer covered on the surface of the polysilicon by utilizing an etching process, wherein the contact hole can be directly electrically connected with a grid electrode and a source electrode and a drain electrode of the device and can be also used for electrically connecting layers.
However, in the in-situ doping film forming process of the polysilicon film, excessive phosphorus doping elements are easily accumulated on the surface of the wafer (or the surface of the semiconductor) to form crystal nuclei, and along with the continuous increase of the film thickness of the polysilicon film, bulge defects of phosphorus impurities on the surface of the polysilicon film tend to occur, and the bulge defects further cause the abnormality of subsequent exposure, development and etching processes, and finally cause the problem of the reduction of the yield of the semiconductor device.
Disclosure of Invention
The invention aims to provide a method for forming a doped polysilicon film and a method for removing surface defects of the doped polysilicon film, so as to solve the problem that the surface of the doped polysilicon film is bulged due to redundant doping elements, and the yield of a semiconductor device is reduced.
In order to solve the above technical problems, the present invention provides a method for forming a doped polysilicon thin film, which is specifically applicable to an LPCVD process using a low pressure furnace tube as a reaction apparatus, and the method includes the following steps:
step S1, a semiconductor substrate is placed in the low-pressure furnace tube, and under the condition that the pressure in the low-pressure furnace tube is set to be a first pressure, a reaction gas source with a first duration is introduced into the low-pressure furnace tube, wherein the reaction gas source comprises a doping gas source and a film gas source, and a doped polycrystalline silicon film with a partial thickness is formed on the surface of the semiconductor substrate in a mode of utilizing an LPCVD process and simultaneously carrying out in-situ doping.
And S2, stopping introducing the reaction gas source after the first time period, and introducing an exhaust gas source for a second time period into the low-pressure furnace tube under the condition that the pressure in the low-pressure furnace tube is set to be a second pressure so as to at least remove the residual reaction gas source in the low-pressure furnace tube, wherein the first pressure is higher than the second pressure.
And step S3, after the second time period, sequentially returning to execute the step S1 and the step S2 until the preset times are circularly executed, setting the in-tube pressure of the low-pressure furnace tube to be a third air pressure, simultaneously introducing oxidizing gas into the low-pressure furnace tube, and performing thermal oxidation treatment on the surface of the target doped polysilicon film formed after the preset times of the step S1 and the step S2, wherein the third air pressure is higher than the first air pressure.
Further, the time proportion range of the first duration and the second duration may specifically be: 3:1 to 10:1.
Further, the preset times for sequentially executing the step S1 and the step S2 by the semiconductor substrate may specifically be: 3to 10 times, preferably 5 times.
Further, the pressure range of the first pressure may be specifically 0.1Torr to 3Torr, the second pressure may be specifically 0Torr, the third pressure may be specifically atmospheric pressure (also may be understood as normal pressure), and the pressure range of the first pressure is preferably 0.6Torr.
Further, the reactive gas source may include a silane gas, and the dopant gas source may include a phosphine gas.
Further, the exhaust gas source may include nitrogen gas, and the oxidizing gas may include oxygen gas.
Further, the target doped polysilicon film may specifically be a phosphorus doped polysilicon film, where a bulge defect exists on the surface of the phosphorus doped polysilicon film, and the component of the bulge defect includes polysilicon.
Further, the step S3 of performing a thermal oxidation treatment on the surface of the target doped polysilicon thin film may specifically include: and oxidizing and converting part of the thickness surface of the phosphorus doped polysilicon film with the bulge defects into silicon dioxide.
Further, after the step S3, the method for forming a doped polysilicon thin film provided by the present invention may further include: and S4, performing a cleaning process on the phosphorus-doped polysilicon film with the surface oxidized into the silicon dioxide so as to remove all the silicon dioxide on the surface of the phosphorus-doped polysilicon film.
Furthermore, the cleaning solution adopted in the cleaning process can be specifically an acid cleaning solution, and the acid cleaning solution can be specifically hydrofluoric acid.
In a second aspect, based on the method for forming a doped polysilicon film as described above, the present invention further provides a method for removing surface defects of a doped polysilicon film, which specifically may adopt the method for forming a doped polysilicon film as described above, so as to form a doped polysilicon film accordingly.
Compared with the prior art, the technical scheme of the invention has at least one of the following beneficial effects:
the invention provides a method for forming a doped polysilicon film and a method for removing surface defects of the doped polysilicon film, wherein the method comprises the steps of dividing the total time for forming the doped polysilicon film into a plurality of groups of time periods, wherein each group of time periods consists of a first time period and a second time period, then, circularly executing LPCVD (low pressure chemical vapor deposition) processes for the first time period and the second time period for a preset number of times in a low pressure furnace tube, setting the air pressure in the low pressure furnace tube of the LPCVD process to be low pressure (first air pressure) and introducing a proper amount of reaction gas source in the first time period, reducing the air pressure in the low pressure furnace tube from the low pressure to 0 (second air pressure) in the second time period, simultaneously rapidly discharging the residual reaction gas source and byproducts in the low pressure furnace tube, and then, after the total time period, raising the air pressure in the low pressure furnace tube back to a normal pressure state (third air pressure), introducing oxidizing gas (oxygen) in the low pressure furnace tube, so as to perform thermal oxidation treatment on the surface of the doped polysilicon film.
The invention adopts a plurality of low-pressure deposition-depressurization air suction byproduct removal cycles, and the reaction is carried out for a certain time in each cycle to form the doped polysilicon film, and then redundant reaction gas and byproduct removal are carried out on the doped polysilicon film immediately, so that the problem of bulge defect on the surface of the doped polysilicon film (such as a phosphorus doped polysilicon film) caused by aggregation of doping elements (such as phosphorus ions) is solved in a plurality of stages in the film formation process.
And after the repeated 'low-pressure deposition-depressurization and air extraction byproduct removal' circulation, further utilizing a thermal oxidation process to convert the bulge defects existing on the surface of the formed doped polysilicon film into silicon dioxide, namely consuming at least part of polysilicon in the bulge defects, and then utilizing an acidic cleaning solution to remove the silicon dioxide, thereby achieving the purpose of effectively removing the bulge defects generated on the surface of the phosphorus doped polysilicon film and finally improving the yield of semiconductor devices.
Drawings
Fig. 1 is a flow chart of a method for forming a doped polysilicon film according to an embodiment of the invention.
FIG. 2 is a graph showing whether the reactant gas source, the oxidizing gas source, the duration of the reactant gas source and the oxidizing gas are introduced and the gas pressure in the furnace according to the embodiment of the present invention.
Fig. 3 is a schematic structural diagram of a bulge defect occurring on the surface of a phosphorus doped polysilicon film during the formation of the phosphorus doped polysilicon film in the prior art.
Fig. 4 is a schematic structural diagram of a phosphorus doped polysilicon film with bulge defects according to an embodiment of the present invention after oxidizing and converting a portion of the thickness surface of the phosphorus doped polysilicon film into silicon dioxide by the method shown in fig. 1.
Fig. 5 is a schematic diagram of a structure with reduced bulge defects after performing a cleaning process on the structure shown in fig. 4 by using the forming method according to an embodiment of the present invention.
In fig. 3to 4,
100-a semiconductor substrate; a 110-phosphorus doped polysilicon film;
120-silicon dioxide.
Detailed Description
In order to make the technical scheme and advantages of the embodiments of the present invention more clear, the technical scheme of the present invention will be further described in detail below with reference to the accompanying drawings and the embodiments. While exemplary embodiments of the invention are shown in the drawings, it should be understood that the invention may be embodied in various forms and should not be limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.
The invention is more particularly described by way of example in the following paragraphs with reference to the drawings. Advantages and features of the invention will become more apparent from the following description and from the claims. It should be noted that the drawings are in a very simplified form and are all to a non-precise scale, merely for convenience and clarity in aiding in the description of embodiments of the invention. It is to be understood that the meanings of "on … …", "over … …" and "over … …" in the present invention are to be interpreted in the broadest sense so that "on … …" means not only that it is "on" something with no intervening features or layers therebetween (i.e., directly on something), but also that it is "on" something with intervening features or layers therebetween.
Further, spatially relative terms such as "on … …," "above … …," "above … …," "upper" and the like may be used herein to describe one element or feature's relationship to another element or feature as illustrated for ease of description. In addition to the orientations depicted in the drawings, the spatially relative terms are intended to encompass different orientations of the device in use or operation. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
In embodiments of the present invention, the term "substrate" or "semiconductor substrate" refers to a material to which subsequent material layers are added. The substrate itself may be patterned. The material added on top of the substrate or on top of the semiconductor substrate may be patterned or may remain unpatterned.
In embodiments of the present invention, the term "layer" refers to a portion of material that includes regions having a thickness. The layer may extend over the entirety of the underlying or overlying structure, or may have a range that is less than the range of the underlying or overlying structure. Further, the layer may be a region of homogeneous or heterogeneous continuous structure having a thickness less than the thickness of the continuous structure. For example, the layer may be located between the top and bottom surfaces of the continuous structure, or the layer may be between any horizontal facing at the top and bottom surfaces of the continuous structure. The layers may extend horizontally, vertically and/or along an inclined surface. The layer may comprise a plurality of sub-layers. For example, the interconnect layer may include one or more conductors and contact sublayers (in which interconnect lines and/or via contacts are formed), and one or more dielectric sublayers.
In embodiments of the present invention, the terms "first," "second," and the like are used for distinguishing between similar objects and not necessarily for describing a particular sequential or chronological order. The technical schemes described in the embodiments of the present invention may be arbitrarily combined without any collision.
According to the related art, during the in-situ doping LPCVD process of the phosphorus doped polysilicon film, excessive phosphorus doped elements are easily accumulated on the surface of the polysilicon film to form crystal nuclei, and as the film thickness of the phosphorus doped polysilicon film is continuously increased, the surface of the phosphorus doped polysilicon film tends to have bulge defects which jack up the surface of the polysilicon film, and the bulge defects further cause the abnormality of subsequent exposure, development and etching processes, and finally cause the problem of reduced yield of semiconductor devices.
According to the prior art, the present inventors have found that the bulge defect existing on the surface of the doped polysilicon thin film, for example, the phosphorus doped polysilicon thin film, is a bulge structure containing the doping element therein and having the surface of polysilicon, as shown in fig. 3, and the bulge defect is formed by gradually stacking during the gradual formation of the staged film layer of the doped polysilicon thin film, and therefore, the present inventors have proposed an inventive concept based on this, which can divide the formation process of the doped polysilicon thin film, then, during the gradual formation process of the doped polysilicon thin film, stage-remove the bulge defect occurring therein, and then, after finally stacking the formed doped polysilicon thin film, perform a thermal oxidation treatment and an acidic solution cleaning treatment on the surface of the doped polysilicon thin film to convert the surface polysilicon of the bulge defect existing on the surface of the finally formed doped polysilicon, and clean and remove the bulge defect existing on the surface of the doped polysilicon thin film with an acidic solution, thereby finally realizing the removal of the bulge defect existing on the surface of the doped polysilicon thin film.
Therefore, the invention provides a method for forming a doped polysilicon film and a method for removing surface defects thereof, so as to solve the problem that the surface of the formed doped polysilicon film is bulged due to redundant doping elements, thereby reducing the yield of semiconductor devices.
The following describes the formation method of the doped polysilicon thin film provided in the embodiments of the present invention by referring to the drawings.
Referring to fig. 1, fig. 1 is a flow chart illustrating a method for forming a doped polysilicon thin film according to an embodiment of the invention.
It should be noted that the method for forming a doped polysilicon thin film provided in the embodiment of the invention is a forming method particularly suitable for an LPCVD process using a low pressure furnace tube as a reaction apparatus.
Specifically, as shown in fig. 1, the method for forming the doped polysilicon thin film provided by the invention at least includes the following steps:
step S1, a semiconductor substrate is placed in the low-pressure furnace tube, and under the condition that the pressure in the low-pressure furnace tube is set to be a first pressure, a reaction gas source with a first duration is introduced into the low-pressure furnace tube, wherein the reaction gas source comprises a doping gas source and a film gas source, and a doped polycrystalline silicon film with a partial thickness is formed on the surface of the semiconductor substrate in a mode of utilizing an LPCVD process and simultaneously carrying out in-situ doping.
And S2, stopping introducing the reaction gas source after the first time period, and introducing an exhaust gas source for a second time period into the low-pressure furnace tube under the condition that the pressure in the low-pressure furnace tube is set to be a second pressure so as to at least remove the residual reaction gas source in the low-pressure furnace tube, wherein the first pressure is higher than the second pressure.
In this embodiment, after determining the target thickness of the doped polysilicon film to be formed, the total reaction time for forming the doped polysilicon film this time is determined by referring to the sum of the target thickness and the thickness of the silicon dioxide to be oxidized and converted into by the surface of the doped polysilicon film (the surface having the bulge defect) in the step S3 in the embodiment of the present invention, and then the total reaction time is divided into a plurality of groups of time periods, each group of time periods being composed of a first time period T1 and a second time period T2, that is, the total reaction time is divided into a plurality of groups (t1+t2) of time periods, and the process performed during each of the divided groups (t1+t2) of time periods is regarded as a cycle.
Then, a first cycle is performed, specifically, a semiconductor substrate prepared in advance may be placed on a bearing table of a low-pressure furnace tube prepared in advance, then, a reaction gas source of the first duration T1 is introduced into the low-pressure furnace tube, and the in-tube gas pressure of the low-pressure furnace tube is set to a first gas pressure (low pressure), the reaction gas source is a mixed gas source for forming a doped polysilicon film, so that a doped polysilicon film with a certain thickness is formed on the surface of the semiconductor substrate in the first duration T1 time period by adopting an in-situ doping principle, then, in a second duration T2 time period after the end of the first duration T1 time period, the introduction of the reaction gas source into the low-pressure furnace tube is immediately stopped, and the in-tube gas pressure of the low-pressure furnace tube is reduced to a second gas pressure (i.e., the first gas pressure is reduced to 0) from the first gas pressure in the first duration T1 time period, and simultaneously, the residual reaction gas introduced into the low-pressure furnace tube is rapidly reduced to the second gas pressure, and the residual reaction gas in the first duration T1 time period is used for forming a doped polysilicon film with a certain thickness on the surface of the semiconductor substrate, and then, the residual silicon is prevented from forming a film in the first time period due to the deposition of the polysilicon film forming process, and the deposition of the residual silicon film is formed on the surface of the polysilicon film in the first time period.
And then, performing a second cycle, namely performing back pressure treatment on the air pressure in the low-pressure furnace tube to boost the air pressure in the low-pressure furnace tube to the first air pressure state, and introducing the reaction gas with the duration of T1 into the low-pressure furnace tube in the air pressure state again, and then performing depressurization on the air pressure in the low-pressure furnace tube and removal treatment on residual reaction gas and byproducts generated in the process, wherein the cycle operation is performed for a preset number of times, as shown in fig. 2, namely performing a plurality of low-pressure deposition-depressurization air suction byproduct removal cycle processes to obtain the doped polysilicon film after the cycle of the preset number of times is performed.
As an example, the time ratio of the first duration T1 and the second duration T2 ranges from: 3:1-10:1, namely 3:1, 4:1, 5:1, 6:1, 7:1, 8:1, 9:1, 10:1 and the like, and the time ratio is preferably selected to be 5:1 in the embodiment of the invention; the cycle times are as follows: 3-10 times, namely 3 times, 4 times, 5 times, 6 times, 7 times, 8 times, 9 times, 10 times and the like, are circulated, and the preferred embodiment of the invention is to select 5 times of circulation. The first pressure is in the range of 0.1Torr to 3Torr, and in a preferred embodiment of the present invention, the first pressure is set to 0.6Torr, and the second pressure is set to 0Torr.
In addition, in the embodiment of the present invention, since the purpose of forming the phosphorus doped polysilicon film and solving the bulge defect existing on the surface of the phosphorus doped polysilicon film as shown in fig. 3 is to form the phosphorus doped polysilicon film, the mixed gas source is exemplified by a phosphine doped gas source and a silane film gas source. Wherein in the fig. 3, reference numeral 100 is used to designate the semiconductor substrate, and reference numeral 110 is used to designate the doped polysilicon thin film formed on the surface of the semiconductor substrate 100.
It will be appreciated that the semiconductor substrate 100 provided in the embodiments of the present invention may be specifically any suitable substrate known in the art, for example, at least one of the following materials: silicon (Si), germanium (Ge), silicon germanium (SiGe), silicon carbon (SiC), silicon germanium carbon (SiGeC), indium arsenide (InAs), gallium arsenide (GaAs), indium phosphide (InP), or other III/V compound semiconductors, and also include multilayer structures composed of these semiconductors, or the like, or are silicon-on-insulator (SOI), silicon-on-insulator (SSOI), silicon-on-insulator (S-SiGeOI), silicon-on-insulator (SiGeOI), and germanium-on-insulator (GeOI), or may be double-sided polished silicon wafers (Double Side Polished Wafers, DSP), or may be ceramic substrates such as alumina, quartz, or glass substrates, or the like. The semiconductor substrate 100 in this embodiment is, for example, a silicon wafer.
As is apparent from the inventive concept of the embodiment of the present invention, the present invention removes the bulge defect occurring during the gradual formation of the doped polysilicon thin film in stages, however, although the bulge defect may be removed to some extent already during the steps S1 and S2 performed using the above-described multiple cycles provided in the embodiment of the present invention, after the last cycle, the surface of the doped polysilicon thin film formed by stacking may still have a problem that a part of the region is bulged due to the aggregation of the doping elements buried inside into nuclei, and thus the surface polysilicon of the doped polysilicon thin film is bulged, and thus the present invention researchers further provide the contents of the steps S3 and S4 after performing the steps S1 and S2 as described above for a preset number of times in a cycle.
Step S3, as shown in fig. 2, after the second period T2 of the last cycle, the in-tube pressure of the low-pressure furnace tube is rapidly set from the second air pressure to a third air pressure (back pressure treatment), and simultaneously an oxidizing gas, preferably oxygen, is introduced into the low-pressure furnace tube, and the surface of the target doped polysilicon film formed after the steps S1 and S2 are performed for the preset times is subjected to thermal oxidation treatment, wherein the third air pressure is higher than the first air pressure.
As an example, the step S3 is a step of performing a thermal oxidation treatment on the surface of the target doped polysilicon thin film, and includes: the partial thickness surface oxidation of the phosphorus doped polysilicon thin film 110 having the bulge defect as shown in fig. 3 is converted into silicon dioxide 120 as shown in fig. 4.
Step S4, as shown in fig. 4 and 5, performing a cleaning process on the phosphorus doped polysilicon film 110 whose surface is oxidized to the silicon dioxide 120, so as to remove all the silicon dioxide 120 on the surface of the phosphorus doped polysilicon film 110.
As an example, the cleaning solution used in the cleaning process is an acid cleaning solution, and the acid cleaning solution includes hydrofluoric acid HF.
In this embodiment, after the multiple "low pressure deposition-depressurization and air evacuation to remove by-products" cycles consisting of the steps S1 and S2 are adopted, the surface of the doped polysilicon film with the bulge defect on the surface, for example, the surface of the phosphorus doped polysilicon film, may be further subjected to a thermal oxidation treatment to convert the surface polysilicon of the doped polysilicon film and the surface polysilicon with the bulge defect from polysilicon to silicon dioxide, and then the silicon dioxide is removed by a cleaning process using an acid cleaning solution, as shown in fig. 3to 5, i.e., the characteristics of the silicon dioxide can be removed by the thermal oxidation process and the acid cleaning solution, so that the polysilicon in the bulge defect is consumed and the silicon dioxide is removed, as shown in fig. 5, thereby achieving the purpose of effectively removing the bulge defect generated on the surface of the phosphorus doped polysilicon film, and finally improving the yield of the semiconductor device.
It should be noted that, as can be seen from the above-mentioned processes of step S3 and step S4, the method for forming a doped polysilicon thin film according to the embodiment of the present invention, after the doped polysilicon thin film formed by using the steps S1 and S2 of the first cycle is used, needs to convert the silicon dioxide with a partial thickness, that is, the thickness of the doped polysilicon thin film with a partial thickness formed is consumed while removing the polysilicon in the bulge defect, so, in order to avoid the problem that the thickness of the finally formed target doped polysilicon thin film is smaller than the design requirement caused by the steps S3 and S4, the method for forming the embodiment of the present invention needs to determine by combining the thickness of the silicon dioxide after the last conversion and the residual thickness of the doped polysilicon thin film to be 8000 a when the step of dividing the total reaction time of the step S1 of the first cycle is performedThe thickness of the polysilicon to be oxidized and consumed (the thickness of the polysilicon in the doped polysilicon film consumed in the final formation of silicon dioxide) is 200 +.>The total reaction time is 8200 +.>And (5) calculating.
In addition, based on the inventive concept and the inventive steps of the above-mentioned method for forming a doped polysilicon film, the embodiment of the invention further provides a method for removing surface defects of a doped polysilicon film, which at least includes the method for forming a doped polysilicon film, and will not be described in detail herein.
In summary, the present invention provides a method for forming a doped polysilicon film and a method for removing surface defects thereof, which comprises dividing a total time for forming the doped polysilicon film into a plurality of groups of time periods, wherein each group of time periods consists of a first time period and a second time period, then, circulating the LPCVD process for the first time period and the second time period in a low pressure furnace tube, setting the gas pressure in the low pressure furnace tube of the LPCVD process to be low pressure (first gas pressure) and introducing a proper amount of reaction gas source in the first time period, reducing the gas pressure in the low pressure furnace tube from the low pressure to 0 (second gas pressure) in the second time period, simultaneously rapidly discharging the residual reaction gas source and byproducts in the low pressure furnace tube, and then, after the total time period, raising the gas pressure in the low pressure furnace tube back to a normal pressure state (third gas pressure), and introducing an oxidizing gas (oxygen gas) into the low pressure furnace tube, so as to perform a thermal oxidation treatment on the surface of the doped polysilicon film.
The invention adopts a plurality of low-pressure deposition-depressurization air suction byproduct removal cycles, and the reaction is carried out for a certain time in each cycle to form the doped polysilicon film, and then redundant reaction gas and byproduct removal are carried out on the doped polysilicon film immediately, so that the problem of bulge defect on the surface of the doped polysilicon film (such as a phosphorus doped polysilicon film) caused by aggregation of doping elements (such as phosphorus elements) is solved in a plurality of stages in the film formation process.
And after the repeated 'low-pressure deposition-depressurization and air extraction byproduct removal' circulation, further utilizing a thermal oxidation process to convert the bulge defects existing on the surface of the formed doped polysilicon film into silicon dioxide, namely consuming at least part of polysilicon in the bulge defects, and then utilizing an acidic cleaning solution to remove the silicon dioxide, thereby achieving the purpose of effectively removing the bulge defects generated on the surface of the phosphorus doped polysilicon film and finally improving the yield of semiconductor devices.
It is noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
In this specification, each embodiment is described in a related manner, and identical and similar parts of each embodiment are all referred to each other, and each embodiment mainly describes differences from other embodiments. In particular, for apparatus, electronic devices, and computer-readable storage medium embodiments, the description is relatively simple, as it is substantially similar to method embodiments, with reference to portions of the description of method embodiments being relevant.
The foregoing description is only of the preferred embodiments of the present invention and is not intended to limit the scope of the present invention. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present invention are included in the protection scope of the present invention.
Claims (8)
1. A method for forming a doped polysilicon thin film, which is suitable for an LPCVD process using a low pressure furnace tube as a reaction apparatus, comprising:
step S1, a semiconductor substrate is placed in the low-pressure furnace tube, and under the condition that the pressure in the low-pressure furnace tube is set to be a first pressure, a reaction gas source with a first duration is introduced into the low-pressure furnace tube, wherein the reaction gas source comprises a doping gas source and a film gas source, and a doped polycrystalline silicon film with partial thickness is formed on the surface of the semiconductor substrate in a mode of utilizing an LPCVD process and simultaneously carrying out in-situ doping;
step S2, stopping introducing the reaction gas source after the first duration, and introducing an exhaust gas source for a second duration into the low-pressure furnace tube under the condition that the pressure in the low-pressure furnace tube is set to be a second pressure so as to at least remove the residual reaction gas source in the low-pressure furnace tube, wherein the first pressure is higher than the second pressure;
step S3, after the second time period, sequentially returning to execute the step S1 and the step S2 until the preset times are circularly executed, setting the in-tube pressure of the low-pressure furnace tube to be a third air pressure, simultaneously introducing oxidizing gas into the low-pressure furnace tube, and performing thermal oxidation treatment on the surface of the target doped polysilicon film formed after the preset times of the step S1 and the step S2 are executed, wherein the third air pressure is higher than the first air pressure;
the target doped polysilicon film is a phosphorus doped polysilicon film, wherein the surface of the phosphorus doped polysilicon film has bulge defects, and the bulge defects comprise polysilicon;
the step S3 of performing a thermal oxidation treatment on the surface of the target doped polysilicon thin film includes: oxidizing and converting part of the thickness surface of the phosphorus doped polysilicon film with the bulge defect into silicon dioxide; and, after the step S3, the forming method further includes: and S4, performing a cleaning process on the phosphorus-doped polysilicon film with the surface oxidized into the silicon dioxide so as to remove all the silicon dioxide on the surface of the phosphorus-doped polysilicon film.
2. The method of forming a doped polysilicon film according to claim 1, wherein the time ratio of the first duration to the second duration ranges from: 3:1 to 10:1.
3. The method of forming a doped polysilicon thin film according to claim 1, wherein the semiconductor substrate sequentially performs the steps S1 and S2 a preset number of times as follows: 3 times to 10 times.
4. The method of claim 1, wherein the first gas pressure is in a range of 0.1Torr to 3Torr, the second gas pressure is 0Torr, and the third gas pressure is atmospheric pressure.
5. The method of forming a doped polysilicon film according to claim 4, wherein the reactive gas source comprises silane gas and the dopant gas source comprises phosphine gas.
6. The method of forming a doped polysilicon film of claim 5, wherein the source of exhaust gas comprises nitrogen and the oxidizing gas comprises oxygen.
7. The method of forming a doped polysilicon film of claim 1, wherein the cleaning solution used in the cleaning process is an acid cleaning solution, and the acid cleaning solution comprises hydrofluoric acid.
8. A surface defect removal method for a doped polysilicon film, comprising the method for forming a doped polysilicon film according to any one of claims 1to 7.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310876715.2A CN116613055B (en) | 2023-07-18 | 2023-07-18 | Method for forming doped polysilicon film and method for removing surface defect thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310876715.2A CN116613055B (en) | 2023-07-18 | 2023-07-18 | Method for forming doped polysilicon film and method for removing surface defect thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN116613055A CN116613055A (en) | 2023-08-18 |
CN116613055B true CN116613055B (en) | 2024-02-02 |
Family
ID=87675039
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202310876715.2A Active CN116613055B (en) | 2023-07-18 | 2023-07-18 | Method for forming doped polysilicon film and method for removing surface defect thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN116613055B (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1229266A (en) * | 1998-03-12 | 1999-09-22 | 日本电气株式会社 | Manufacturing process for semiconductor device |
CN1918325A (en) * | 2004-01-26 | 2007-02-21 | 应用材料公司 | Method and apparatus for selectively changing thin film composition during electroless deposition in a single chamber |
CN104393107A (en) * | 2014-10-27 | 2015-03-04 | 中国电子科技集团公司第四十八研究所 | High-sheet resistance crystalline silicon cell low-voltage diffusion process |
CN105990121A (en) * | 2015-02-02 | 2016-10-05 | 中芯国际集成电路制造(上海)有限公司 | Formation method of doped polycrystalline silicon layer and formation method of semiconductor device |
CN106876401A (en) * | 2017-03-07 | 2017-06-20 | 长江存储科技有限责任公司 | The forming method of memory device |
CN108701727A (en) * | 2015-09-30 | 2018-10-23 | 泰姆普雷斯艾普公司 | Manufacture the method for solar cell and thus obtained solar cell |
CN109192656A (en) * | 2018-09-10 | 2019-01-11 | 苏州工业园区纳米产业技术研究院有限公司微纳制造分公司 | Low roughness phosphorous doped polysilicon film and preparation method thereof |
CN115233181A (en) * | 2022-07-26 | 2022-10-25 | 拉普拉斯(无锡)半导体科技有限公司 | Phosphorus-doped polycrystalline silicon film, preparation method and application thereof |
-
2023
- 2023-07-18 CN CN202310876715.2A patent/CN116613055B/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1229266A (en) * | 1998-03-12 | 1999-09-22 | 日本电气株式会社 | Manufacturing process for semiconductor device |
CN1918325A (en) * | 2004-01-26 | 2007-02-21 | 应用材料公司 | Method and apparatus for selectively changing thin film composition during electroless deposition in a single chamber |
CN104393107A (en) * | 2014-10-27 | 2015-03-04 | 中国电子科技集团公司第四十八研究所 | High-sheet resistance crystalline silicon cell low-voltage diffusion process |
CN105990121A (en) * | 2015-02-02 | 2016-10-05 | 中芯国际集成电路制造(上海)有限公司 | Formation method of doped polycrystalline silicon layer and formation method of semiconductor device |
CN108701727A (en) * | 2015-09-30 | 2018-10-23 | 泰姆普雷斯艾普公司 | Manufacture the method for solar cell and thus obtained solar cell |
CN106876401A (en) * | 2017-03-07 | 2017-06-20 | 长江存储科技有限责任公司 | The forming method of memory device |
CN109192656A (en) * | 2018-09-10 | 2019-01-11 | 苏州工业园区纳米产业技术研究院有限公司微纳制造分公司 | Low roughness phosphorous doped polysilicon film and preparation method thereof |
CN115233181A (en) * | 2022-07-26 | 2022-10-25 | 拉普拉斯(无锡)半导体科技有限公司 | Phosphorus-doped polycrystalline silicon film, preparation method and application thereof |
Also Published As
Publication number | Publication date |
---|---|
CN116613055A (en) | 2023-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW465101B (en) | Semiconductor substrate and method for producing the same | |
JP3265493B2 (en) | Method for manufacturing SOI substrate | |
JP4950047B2 (en) | Method for growing germanium and method for manufacturing semiconductor substrate | |
CN102017075B (en) | Low-cost substrates having high-resistivity properties and methods for their manufacture | |
US4981811A (en) | Process for fabricating low defect polysilicon | |
CN101657889A (en) | The method of the improvement of the clean surface of preparation strained silicon | |
US9570562B1 (en) | Method of planarizing polysilicon gate | |
TWI434397B (en) | Multilayer gettering structure for semiconductor devices and method | |
CN111681949A (en) | Method for processing back of wafer | |
CN116613055B (en) | Method for forming doped polysilicon film and method for removing surface defect thereof | |
CN1097306C (en) | Method for forming field region of semiconductor device | |
CN111540670A (en) | Wet cleaning method for wafer and manufacturing method for semiconductor device | |
US6479400B2 (en) | Manufacturing method of system-on-chip and manufacturing method of semiconductor device | |
CN1217382C (en) | Method for fabricating polysilicon thin films | |
Abbadie et al. | An efficient wet-cleaning of SiGe virtual substrates and of thick, pure Ge layers on Si (0 0 1) after a chemical mechanical planarization step | |
US9153658B2 (en) | Semiconductor device and method of manufacturing the same | |
US20130183821A1 (en) | Method for manufacturing double-layer polysilicon gate | |
JP2003151987A (en) | Semiconductor substrate and manufacturing method thereof | |
US6881590B2 (en) | Re-performable spin-on process | |
CN111883418B (en) | Method for manufacturing semiconductor structure | |
CN112053936B (en) | Wafer back roughening control method and power device manufacturing method | |
JP2000200883A (en) | Manufacture of memory cell capacitor and substrate processing equipment | |
JPH1168061A (en) | Forming method of roughened conductive film and semiconductor device | |
CN117393492A (en) | Method for forming shallow slot isolation structure | |
US20140231893A1 (en) | Capacitor and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |