CN116413574A - Probe plate, wafer test card, wafer test system and wafer test method - Google Patents
Probe plate, wafer test card, wafer test system and wafer test method Download PDFInfo
- Publication number
- CN116413574A CN116413574A CN202111679802.6A CN202111679802A CN116413574A CN 116413574 A CN116413574 A CN 116413574A CN 202111679802 A CN202111679802 A CN 202111679802A CN 116413574 A CN116413574 A CN 116413574A
- Authority
- CN
- China
- Prior art keywords
- wafer
- tested
- probe
- control terminal
- observation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
- G01R31/2889—Interfaces, e.g. between probe and tester
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/2601—Apparatus or methods therefor
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
一种探针盘、晶圆检测卡、晶圆测试系统及晶圆测试方法,其中,可以采用一种新的探针盘调试测试探针和晶圆锡球相对位置,新的探针盘用于对待测试晶圆进行针位检测,包括:一个或多个定位孔,所述定位孔用于确定所述待测试晶圆上的第一预设针位;探针,所述探针用于与所述待测试晶圆上的第二预设针位连接。在新的探针盘中,采用定位孔代替现有的虚拟探针,定位孔为经过挖空后得到的通孔,定位孔不会因为清洁等原因移位,能够解决现有的虚拟探针由于移位导致的限位不准确的问题。
A probe board, a wafer detection card, a wafer testing system and a wafer testing method, wherein a new probe board can be used to debug the relative positions of test probes and wafer solder balls, and the new probe board is used for Carrying out pin position detection on the wafer to be tested, including: one or more positioning holes, the positioning holes are used to determine the first preset pin position on the wafer to be tested; probes, the probes are used for It is connected with the second preset pin position on the wafer to be tested. In the new probe tray, the positioning hole is used to replace the existing virtual probe. The positioning hole is a through hole obtained after hollowing out. The positioning hole will not be displaced due to cleaning and other reasons, which can solve the problem of the existing virtual probe. The problem of inaccurate limit due to displacement.
Description
技术领域technical field
本发明涉及晶圆测试领域,具体地涉及一种探针盘、晶圆检测卡、晶圆测试系统及晶圆测试方法。The invention relates to the field of wafer testing, in particular to a probe plate, a wafer testing card, a wafer testing system and a wafer testing method.
背景技术Background technique
晶圆检测卡,也可以称为晶圆测试卡、探针卡(probe card)、探针测试卡,是晶圆测试(wafer test)中被测芯片(chip)和测试机之间的接口,主要应用于芯片分片封装前对芯片的电学性能进行初步测量,并筛选出不良芯片后,再进行之后的封装工程。Wafer test card, also known as wafer test card, probe card (probe card), probe test card, is the interface between the chip under test (chip) and the tester in wafer test (wafer test), It is mainly used in the preliminary measurement of the electrical performance of the chip before the chip is packaged in slices, and after screening out the bad chips, the subsequent packaging project is carried out.
现有的探针卡包括探针盘,探针盘也可以称为集成电路(Integrated Circuit,简称IC)插槽/插座(socket),是广大测试工程师经常要用的到的测试治具,它的好坏直接关系到芯片调试的进度,量产测试的成本以及测试的效率。Existing probe cards include probe discs, which can also be called integrated circuit (Integrated Circuit, IC for short) slots/sockets (sockets), which are test fixtures often used by test engineers. The quality of the chip is directly related to the progress of chip debugging, the cost of mass production testing and the efficiency of testing.
探针盘一般包括与晶圆上的一个或多个针位连接的探针,还包括用于对晶圆上的针位进行限位的虚拟探针。然而,现有的探针盘上的虚拟探针容易因为清洁等原因移位,导致限位不准确,影响晶圆测试。The probe board generally includes probes connected to one or more needle positions on the wafer, and also includes virtual probes for limiting the needle positions on the wafer. However, the virtual probes on the existing probe tray are easy to shift due to cleaning and other reasons, resulting in inaccurate limit positions and affecting wafer testing.
发明内容Contents of the invention
本发明解决的技术问题是如何提供一种新的探针盘,解决现有的探针盘中虚拟探针的移位问题。The technical problem solved by the present invention is how to provide a new probe disc to solve the displacement problem of the virtual probe in the existing probe disc.
为解决上述技术问题,本发明实施例提供一种探针盘,所述探针盘用于对待测试晶圆进行针位检测,包括:一个或多个定位孔,所述定位孔用于确定所述待测试晶圆上的第一预设针位;探针,所述探针用于与所述待测试晶圆上的第二预设针位连接。In order to solve the above technical problems, an embodiment of the present invention provides a probe tray, which is used for needle position detection of the wafer to be tested, and includes: one or more positioning holes, the positioning holes are used to determine the position of the wafer to be tested. The first preset pin position on the wafer to be tested; the probe, the probe is used to connect with the second preset pin position on the wafer to be tested.
可选的,所述探针盘包括至少2组定位孔,不同组的定位孔用于确定所述待测试晶圆上不同位置的第一预设针位。Optionally, the probe tray includes at least two sets of positioning holes, and different sets of positioning holes are used to determine the first preset pin positions at different positions on the wafer to be tested.
可选的,所述探针盘包括观测板和探针板,所述定位孔位于所述观测板上,所述探针位于所述探针板上;所述观测板还包括观测窗,所述观测窗用于确定所述待测试晶圆的观测信息。Optionally, the probe plate includes an observation board and a probe board, the positioning holes are located on the observation board, and the probes are located on the probe board; the observation board also includes an observation window, the The observation window is used to determine the observation information of the wafer to be tested.
可选的,所述探针盘包括至少2个观测板,不同探测板的观测窗用于确定所述待测试晶圆上不同位置的观测信息。Optionally, the probe tray includes at least two observation boards, and observation windows of different detection boards are used to determine observation information at different positions on the wafer to be tested.
可选的,所述观测板可拆卸地连接于所述探针盘,或者,所述观测板与所述探针盘一体成型。Optionally, the observation plate is detachably connected to the probe tray, or the observation plate and the probe tray are integrally formed.
为解决上述技术问题,本发明实施例还提供一种晶圆检测卡,包括基板和如上述任一项所述的探针盘;所述基板上设置有控制模块、信号生成模块和信号采集模块;所述控制模块用于控制对待测试晶圆的测试以及所述信号生成模块和信号采集模块的运行;信号生成模块用于生成测试所需的测试信号,并将所述测试信号通过所述探针传输给所述待测试晶圆;信号采集模块,用于采集所述待测试晶圆的反馈信号。In order to solve the above-mentioned technical problems, an embodiment of the present invention also provides a wafer inspection card, including a substrate and a probe tray as described in any one of the above; the substrate is provided with a control module, a signal generation module and a signal acquisition module ; The control module is used to control the test of the wafer to be tested and the operation of the signal generation module and the signal acquisition module; the signal generation module is used to generate the required test signal for testing, and pass the test signal through the probe The needle is transmitted to the wafer to be tested; the signal acquisition module is used to collect the feedback signal of the wafer to be tested.
为解决上述技术问题,本发明实施例还提供一种晶圆测试系统,所述晶圆测试系统包括:如上述的晶圆检测卡;晶圆测试台,所述晶圆测试台用于承载待测试晶圆;控制终端,所述控制终端与所述晶圆测试台连接,所述控制终端还与所述晶圆检测卡连接,以通过所述控制模块控制所述晶圆检测卡的测试,并接收所述信号采集模块采集的反馈信号。In order to solve the above technical problems, an embodiment of the present invention also provides a wafer test system, the wafer test system includes: the above-mentioned wafer test card; testing the wafer; a control terminal, the control terminal is connected to the wafer test bench, the control terminal is also connected to the wafer detection card, so as to control the test of the wafer detection card through the control module, And receive the feedback signal collected by the signal collection module.
可选的,所述晶圆测试系统还包括图像采集设备,用于采集所述定位孔与所述第一预设针位之间的第一位置关系,并将所述第一位置关系发送至所述控制终端;所述控制终端还用于根据所述第一位置关系和接收到的所述反馈信号调整所述待测试晶圆在所述晶圆测试台上的位置。Optionally, the wafer testing system further includes an image acquisition device, configured to acquire a first positional relationship between the positioning hole and the first preset needle position, and send the first positional relationship to The control terminal; the control terminal is also used to adjust the position of the wafer to be tested on the wafer test bench according to the first position relationship and the received feedback signal.
可选的,所述探针盘包括至少2组定位孔,所述图像采集设备用于采集不同组定位孔与所述待测试晶圆上不同位置的第一预设针位的第二位置关系,并将所述第二位置关系发送至所述控制终端;所述控制终端还用于根据所述第二位置关系确定所述待测试晶圆和所述探针盘之间的夹角,并根据确定的夹角调整所述待测试晶圆在所述晶圆测试台上的位置。Optionally, the probe tray includes at least 2 sets of positioning holes, and the image acquisition device is used to capture the second positional relationship between different sets of positioning holes and the first preset pin positions at different positions on the wafer to be tested , and send the second positional relationship to the control terminal; the control terminal is also used to determine the angle between the wafer to be tested and the probe plate according to the second positional relationship, and adjusting the position of the wafer to be tested on the wafer testing platform according to the determined included angle.
可选的,所述探针盘包括至少2个观测板,所述图像采集设备用于采集不同观测板的观测窗与所述待测试晶圆上不同位置的观测信息之间的第三位置关系,并将所述第三位置关系发送至所述控制终端;所述控制终端用于根据所述第三位置关系确定所述待测试晶圆和所述探针盘之间的夹角,并根据确定的夹角调整所述待测试晶圆在所述晶圆测试台上的位置。Optionally, the probe tray includes at least two observation boards, and the image acquisition device is used to collect a third positional relationship between observation windows of different observation boards and observation information at different positions on the wafer to be tested , and send the third positional relationship to the control terminal; the control terminal is used to determine the angle between the wafer to be tested and the probe plate according to the third positional relationship, and according to The determined included angle adjusts the position of the wafer to be tested on the wafer testing platform.
为解决上述技术问题,本发明实施例还提供一种基于上述任一项所述晶圆测试系统执行的晶圆测试方法,所述方法包括:将待测试晶圆放置于晶圆测试台上;将控制终端和所述晶圆测试台连接,并将所述控制终端与上述的晶圆检测卡连接;所述控制终端通过所述晶圆检测卡上的控制模块控制所述晶圆检测卡的测试,并接收所述晶圆检测卡上的信号采集模块采集的反馈信号。In order to solve the above technical problems, an embodiment of the present invention also provides a wafer testing method based on any one of the wafer testing systems described above, the method comprising: placing the wafer to be tested on a wafer testing platform; Connect the control terminal to the wafer test bench, and connect the control terminal to the above-mentioned wafer detection card; the control terminal controls the wafer detection card through the control module on the wafer detection card Test, and receive the feedback signal collected by the signal acquisition module on the wafer detection card.
可选的,所述方法还包括:将所述控制终端与图像采集设备连接;通过所述图像采集设备用于采集所述定位孔与所述第一预设针位之间的第一位置关系,并将所述第一位置关系发送至所述控制终端;通过所述控制终端根据所述第一位置关系和接收到的所述反馈信号调整所述待测试晶圆在所述晶圆测试台上的位置。Optionally, the method further includes: connecting the control terminal to an image acquisition device; using the image acquisition device to acquire a first positional relationship between the positioning hole and the first preset needle position , and send the first positional relationship to the control terminal; adjust the wafer to be tested on the wafer test bench according to the first positional relationship and the received feedback signal through the control terminal position on the
可选的,所述探针盘包括至少2组定位孔,所述方法还包括:通过所述图像采集设备采集不同组定位孔与所述待测试晶圆上不同位置的第一预设针位的第二位置关系,并将所述第二位置关系发送至所述控制终端;通过所述控制终端根据所述第二位置关系确定所述待测试晶圆和所述探针盘之间的夹角,并根据确定的夹角调整所述待测试晶圆在所述晶圆测试台上的位置。Optionally, the probe tray includes at least two sets of positioning holes, and the method further includes: collecting different sets of positioning holes and first preset pin positions at different positions on the wafer to be tested by the image acquisition device The second positional relationship, and send the second positional relationship to the control terminal; determine the clamp between the wafer to be tested and the probe tray according to the second positional relationship through the control terminal angle, and adjust the position of the wafer to be tested on the wafer test bench according to the determined included angle.
可选的,所述探针盘包括至少2个观测板,所述方法还包括:通过所述图像采集设备采集不同观测板的观测窗与所述待测试晶圆上不同位置的观测信息之间的第三位置关系,并将所述第三位置关系发送至所述控制终端;通过所述控制终端用于根据所述第三位置关系确定所述待测试晶圆和所述探针盘之间的夹角,并根据确定的夹角调整所述待测试晶圆在所述晶圆测试台上的位置。Optionally, the probe tray includes at least two observation boards, and the method further includes: using the image acquisition device to collect the difference between the observation windows of different observation boards and the observation information of different positions on the wafer to be tested the third positional relationship, and send the third positional relationship to the control terminal; the control terminal is used to determine the distance between the wafer to be tested and the probe tray according to the third positional relationship angle, and adjust the position of the wafer to be tested on the wafer test bench according to the determined angle.
与现有技术相比,本发明实施例的技术方案具有以下有益效果:Compared with the prior art, the technical solutions of the embodiments of the present invention have the following beneficial effects:
本发明实施例提供了一种新的探针盘,所述探针盘用于对待测试晶圆进行针位检测,包括:一个或多个定位孔,所述定位孔用于确定所述待测试晶圆上的第一预设针位;探针,所述探针用于与所述待测试晶圆上的第二预设针位连接。在本发明实施例的探针盘中,采用定位孔代替现有的虚拟探针,定位孔为物理上的孔(例如,可以为经过挖空后得到的通孔),较之现有技术中的虚拟探针,定位孔不会因为清洁等原因移位,能够解决现有的虚拟探针由于移位导致的限位不准确的问题。The embodiment of the present invention provides a new probe plate, which is used for needle position detection of the wafer to be tested, including: one or more positioning holes, and the positioning holes are used to determine the position of the wafer to be tested. A first preset pin position on the wafer; a probe, and the probe is used to connect with a second preset pin position on the wafer to be tested. In the probe plate of the embodiment of the present invention, the positioning holes are used to replace the existing virtual probes, and the positioning holes are physical holes (for example, can be through holes obtained after hollowing out), compared with the existing virtual probes in the prior art The virtual probe, the positioning hole will not shift due to cleaning and other reasons, which can solve the problem of inaccurate limit caused by the displacement of the existing virtual probe.
进一步,基于本发明实施例提供的新探针盘,其可以被应用至晶圆检测卡中,该晶圆检测卡除新探针盘之外,还可以包括承载了控制模块、信号生成模块和信号采集模块等模块的基板。晶圆检测卡与待测试晶圆连接,执行晶圆测试。Further, based on the new probe tray provided by the embodiment of the present invention, it can be applied to a wafer inspection card. In addition to the new probe tray, the wafer inspection card can also include a control module, a signal generation module and a The substrate of modules such as signal acquisition modules. The wafer testing card is connected with the wafer to be tested to perform wafer testing.
进一步,晶圆检测卡为晶圆测试系统的一部分,晶圆测试系统中还可以包括晶圆测试台、控制终端等,以执行晶圆测试的整个流程。Furthermore, the wafer test card is a part of the wafer test system, which may also include a wafer test bench, a control terminal, etc., to execute the entire process of wafer test.
进一步,本发明实施例还提供一种晶圆测试方法,该晶圆测试方法基于上述的晶圆测试系统执行。Further, an embodiment of the present invention also provides a wafer testing method, which is executed based on the above-mentioned wafer testing system.
附图说明Description of drawings
图1是现有技术中的一种探针盘表面的俯视图;Fig. 1 is a top view of the surface of a probe disc in the prior art;
图2为图1的探针盘的一种区域102的放大示意图;FIG. 2 is an enlarged schematic view of a
图3为本发明实施例的第一种探针盘表面的俯视图;FIG. 3 is a top view of the surface of the first probe disc according to an embodiment of the present invention;
图4为图3的探针盘30的一种区域302的放大示意图;FIG. 4 is an enlarged schematic view of a
图5为本发明实施例的第二种探针盘表面的俯视图;5 is a top view of the surface of the second probe disc according to the embodiment of the present invention;
图6为本发明实施例的一种晶圆检测卡的示意图;6 is a schematic diagram of a wafer detection card according to an embodiment of the present invention;
图7为本发明实施例的一种晶圆测试系统的示意图;7 is a schematic diagram of a wafer testing system according to an embodiment of the present invention;
图8为本发明实施例的一种晶圆测试方法的流程图。FIG. 8 is a flowchart of a wafer testing method according to an embodiment of the present invention.
具体实施方式Detailed ways
请参见图1和图2,图1为现有技术中的一种探针盘10表面的俯视图,图2为图1的探针盘10中区域102的放大示意图。Please refer to FIG. 1 and FIG. 2 , FIG. 1 is a top view of the surface of a
探针盘10可以包括探针101和用于检测待测试的晶圆(或者芯片)上的焊垫(pad)或凸块(bump)的位置的虚拟探针,虚拟探针位于探针盘10的区域102中。图1中示出了多组探针101的示意图,图中仅标示了两组,虚拟探针可以待测试的晶圆上的一个或多个预设的焊垫(pad)或凸块(bump)的位置,虚拟探针与其检测的焊垫/凸块/锡球一一对应。在图2中,区域102包含4个虚拟探针,其中以虚拟探针1021为例进行说明,虚拟探针1021的针尖与待测试的晶圆上的焊垫/凸块/锡球20接触,此时,能够确定该焊垫/凸块/锡球20的位置。The
探针盘10与控制电路构成晶圆检测卡。晶圆检测卡的使用原理是通过虚拟探针1021确定待测试的晶圆芯片上的焊垫/凸块/锡球的位置之后,将探针101与待测试的晶圆芯片上的焊垫/凸块/锡球直接接触。通过自动测试设备(Automatic Test Equipment,简称ATE)向晶圆检测卡输入激励信号,待测试晶圆基于激励信号输出响应,作为待测试晶圆的测量讯号。再配合测试仪器与软件控制基于测量讯号实现自动化量测待测试晶圆的目的。The probe tray 10 and the control circuit constitute a wafer inspection card. The principle of using the wafer inspection card is to use the
在芯片测试领域,主要分为两部分测试:芯片探针(ChipProbe,简称CP)的测试和芯片在封装完成以后进行的最终测试(Final Test,简称FT)。本发明提及的探针盘用于执行FT测试。芯片封装完成后,需要进行晶圆级测试(Wafer Level Test,简称WLT)。In the field of chip testing, it is mainly divided into two parts of testing: the chip probe (ChipProbe, CP for short) test and the final test (Final Test, FT for short) performed after the chip is packaged. The probe discs mentioned in the present invention are used to perform FT tests. After the chip packaging is completed, a wafer level test (Wafer Level Test, WLT for short) is required.
如背景技术所言,现有的探针盘上的虚拟探针容易因为清洁等原因移位,导致限位不准确,影响晶圆测试。As mentioned in the background art, the virtual probes on the existing probe tray are easy to shift due to reasons such as cleaning, which leads to inaccurate positioning and affects wafer testing.
为解决上述问题,本发明实施例提供了一种新的探针盘,所述探针盘用于对待测试晶圆进行针位检测,包括:一个或多个定位孔,所述定位孔用于确定所述待测试晶圆上的第一预设针位;探针,所述探针用于与所述待测试晶圆上的第二预设针位连接。新的探针盘中,采用定位孔代替现有探针盘中的虚拟探针,定位孔为经过挖空后得到的通孔,定位孔不会因为清洁等原因移位,能够解决现有的虚拟探针由于移位导致的限位不准确的问题。In order to solve the above problems, the embodiment of the present invention provides a new probe plate, which is used for needle position detection of the wafer to be tested, including: one or more positioning holes, the positioning holes are used for Determining a first preset pin position on the wafer to be tested; a probe, the probe is used to connect to a second preset pin position on the wafer to be tested. In the new probe tray, the positioning hole is used to replace the virtual probe in the existing probe tray. The positioning hole is a through hole obtained after hollowing out. The positioning hole will not be displaced due to cleaning and other reasons, which can solve the existing problem. The problem of inaccurate limit of virtual probe due to displacement.
请参见图3和图4,图3为本发明实施例的第一种探针盘30表面的俯视图,图4为图3的探针盘30的一种区域302的放大示意图。Please refer to FIG. 3 and FIG. 4 , FIG. 3 is a top view of the surface of the
所述探针盘30用于对待测试晶圆进行针位检测,该探针盘30可以包括定位孔301和探针101。其中:The
探针盘30中可以包括一个或者多个定位孔301,该多个定位孔301可以表示为301(1),…,301(n),n为大于等于1的正整数,图4中示出了16个定位孔,也即n=16。一个或者多个定位孔301位于探针盘30上的区域302。The
可选的,单个定位孔301可以为圆形或者正方形、六边形等形状的通孔,其可以对探针盘的一个面挖空得到。所述定位孔301用于确定所述待测试晶圆上的第一预设针位。所述探针101用于与所述待测试晶圆上的第二预设针位连接。其中,所述探针101的数量可以为一个或多个。可选的,探针101与第二预设针位一一对应。Optionally, the
其中,待测试的晶圆上的针位指的是焊垫/凸块/锡球,第一预设针位和第二预设针位可以为相同的针位,也可以为不同的针位。Wherein, the pin position on the wafer to be tested refers to the solder pad/bump/solder ball, and the first preset pin position and the second preset pin position can be the same pin position or different pin positions .
可选的,在对待测试晶圆进行测试时,将待测试晶圆放置于图3中的探针盘30的表面之下,将定位孔301与待测试晶圆上的第一预设针位对齐,此时,可以从俯视探针盘30表面的方向,透过定位孔301看到待测试晶圆上的第一预设针位。可选的,定位孔301与第一预设针位一一对应,透过每个定位孔301观察到待测试晶圆上的一个第一预设针位,此时,可以确定探针302能够与待测试晶圆上的第二预设针位准确连接,以成功导出待测试晶圆的测量讯号。进一步,当透过每个定位孔301观察到待测试晶圆上的对应第一预设针位处于该定位孔301的中央时,则确定探针302与待测试晶圆上的第二预设针位准确连接。Optionally, when the wafer to be tested is tested, the wafer to be tested is placed under the surface of the
新的探针盘(即图3和图4所示的探针盘30)中的其他结构和原理可以参见图1和图2中的探针盘10的相关说明,这里不再赘述。For other structures and principles of the new probe disc (namely the
在新的探针盘中,采用定位孔代替现有的虚拟探针,定位孔为经过挖空后得到的通孔,定位孔不会因为清洁等原因移位,能够解决现有的虚拟探针由于移位导致的限位不准确的问题。In the new probe tray, the positioning hole is used to replace the existing virtual probe. The positioning hole is a through hole obtained after hollowing out. The positioning hole will not be displaced due to cleaning and other reasons, which can solve the problem of the existing virtual probe. The problem of inaccurate limit due to displacement.
在一个实施例中,所述探针盘30包括至少2组定位孔301,不同组的定位孔301用于确定所述待测试晶圆上不同位置的第一预设针位。In one embodiment, the
请参见图5,图5为本发明实施例的第二种探针盘50表面的俯视图,探针盘50中包括3组定位孔,区域302(1)、区域302(2)和区域302(3)中各包括一组定位孔,每组定位孔均可以包括一个或多个定位孔,区域302(1)、区域302(2)和区域302(3)与图3和图4中的区域302相同。每组定位孔的详细描述可参见图3和图4。Please refer to FIG. 5. FIG. 5 is a top view of the surface of the second type of
本实施例中的每组定位孔对应待测试晶圆上一个区域的第一预设针位,可以将不同组定位孔之间的距离增大。将待测试晶圆放置于图5中的探针盘50的表面之下时,可以从俯视探针盘50表面的方向,透过不同组定位孔看到待测试晶圆上的不同区域的第一预设针位,由此判断待测试晶圆上针位所在的平面与探针盘50的表面是否平行。一般而言,当二者平行时,可以确定探针能够与待测试晶圆上的第二预设针位准确连接,以成功导出待测试晶圆的测量讯号。当待测试晶圆上针位所在的平面与探针盘50的表面不平行时,二者之间存在一定的夹角,可以根据不同组定位孔看到待测试晶圆上的不同区域的第一预设针位的情况,确定所述夹角,并基于该夹角对待测试晶圆或者探针盘的位置进行调整,以使得待测试晶圆上针位所在的平面与探针盘50的表面达到平行,满足测试需求。In this embodiment, each group of positioning holes corresponds to the first preset pin position of a region on the wafer to be tested, and the distance between different groups of positioning holes can be increased. When the wafer to be tested is placed under the surface of the
在一个实施例中,所述探针盘包括观测板和探针板,所述定位孔位于所述观测板上,所述探针位于所述探针板上;所述观测板还包括观测窗,所述观测窗用于确定所述待测试晶圆的观测信息。In one embodiment, the probe plate includes an observation board and a probe board, the positioning holes are located on the observation board, and the probes are located on the probe board; the observation board also includes an observation window , the observation window is used to determine the observation information of the wafer to be tested.
可选的,所述探针盘包括至少2个观测板,不同探测板的观测窗用于确定所述待测试晶圆上不同位置的观测信息。Optionally, the probe tray includes at least two observation boards, and observation windows of different detection boards are used to determine observation information at different positions on the wafer to be tested.
请再次参见图3至图5,观测板指探针盘上定位孔所在的区域,观测板可以对应图3和图4中的区域302,也可以对应图5中区域302(1)、区域302(2)和区域302(3)。一个探针盘中可以包括多个观测板,如对于图5中的探针盘50,其上设置有3个观测板,3个观测板分别对应区域302(1)、区域302(2)和区域302(3)。探针板是探针盘上除了观测板以外的其他区域。Please refer to Figures 3 to 5 again. The observation plate refers to the area where the positioning holes on the probe plate are located. The observation plate can correspond to the
每一观测板上可以包括观测窗,所述观测窗可以指图4中的区域303,所述观测窗可以用来观察待测试晶圆的观测信息,观测信息可以包括品牌或者标志等信息。所述观测窗可以为对探针盘的一个面挖空得到通孔,可选的,观测窗的通孔面积可以大于单个定位孔的通孔面积。Each observation plate may include an observation window, the observation window may refer to the
需要说明的是,当探针盘中包含超过一个观测板时,各个观测板上的探针分布可以相同也可以不同,各个观测板可以均有观测窗,也可以仅一个或几个观测板有观测窗。It should be noted that when the probe tray contains more than one observation board, the distribution of probes on each observation board can be the same or different, and each observation board can have observation windows, or only one or several observation boards can have observation windows. Observation window.
在一个实施例中,观测板可拆卸地连接于所述探针盘,或者,所述观测板与所述探针盘一体成型。In one embodiment, the observation board is detachably connected to the probe tray, or the observation board and the probe tray are integrally formed.
以下以图3的探针盘30为例进行说明:观测板302与所述探针盘30一体成型时,能够通过注塑工艺一次性生产图3中探针盘30的表面,节约安装成本。观测板302可拆卸地连接于所述探针盘30时,可以根据测试需要对探针盘30上的观测板302进行更换,或者在观测板302发生损坏时,可以仅更换观测板,节约了维修成本。The
请参见图6,图6为本发明实施例的一种晶圆检测卡60的示意图,晶圆检测卡60包括基板(图未示出)和图3至图5中任一项探针盘(也即探针盘30或探针盘50,在图6中以30/50表示);所述基板上设置有控制模块6011、信号生成模块6012和信号采集模块6013;所述控制模块6011用于控制对待测试晶圆的测试以及所述信号生成模块和信号采集模块的运行;信号生成模块6012用于生成测试所需的测试信号,并将所述测试信号通过所述探针传输给所述待测试晶圆;信号采集模块6013,用于采集所述待测试晶圆的反馈信号。Please refer to FIG. 6. FIG. 6 is a schematic diagram of a
具体地,基板为用于承载控制模块6011、信号生成模块6012和信号采集模块6013等模块的壳体结构。探针盘30/50与基板连接,从而通过基板与连接于基板上不同位置的各个模块建立电连接。Specifically, the substrate is a shell structure for carrying modules such as the
可选的,所述基板上还可以设置有供电模块6014和通讯模块6015。供电模块6014用于接通外部电源并为整个晶圆检测卡60进行供电,通讯模块6015可以包括外部通讯接口,晶圆检测卡60可以通过外部通讯接口与控制终端等设备进行信号交互。控制终端可以包括计算机、测试仪表、手机等设备。Optionally, a
在一个具体实施例中,使用晶圆检测卡60对待测试晶圆进行测试时,探针盘30/50上的探针与待测试晶圆的第二预设针位连接。控制模块6011控制整个测试流程。信号生成模块6012生成测试所需的测试信号,并将所述测试信号通过所述探针传输给所述待测试晶圆,并通过信号采集模块6013采集所述待测试晶圆的反馈信号(也即上述的测量讯号)。通讯模块6015将反馈信号传递给控制终端,由控制终端基于反馈信号得到待测试晶圆的测试结果。In a specific embodiment, when the wafer to be tested is tested using the
关于晶圆检测卡60的工作原理、工作方式的更多内容,可以参照上述图1至图5中的相关描述,这里不再赘述。For more details about the working principle and working mode of the
请参见图7,图7为本发明实施例的一种晶圆测试系统70的示意图,所述晶圆测试系统70包括:图6中的晶圆检测卡60、晶圆测试台701、控制终端702。其中,晶圆测试台701用于承载待测试晶圆;控制终端702与所述晶圆测试台701连接,所述控制终端702还与所述晶圆检测卡60连接,以通过所述控制模块(图6中的控制模块6011)控制所述晶圆检测卡60的测试,并接收所述信号采集模块(图6中的信号采集模块6013)采集的反馈信号。Please refer to FIG. 7, FIG. 7 is a schematic diagram of a
在晶圆测试系统70的一个实施例中,所述晶圆测试系统70还可以包括图像采集设备703,用于采集所述定位孔与所述第一预设针位之间的第一位置关系,并将所述第一位置关系发送至所述控制终端;所述控制终端702还用于根据所述第一位置关系和接收到的所述反馈信号调整所述待测试晶圆在所述晶圆测试台701上的位置。In an embodiment of the
图像采集设备703可以包括照相机或摄像机等能够实现图像采集的设备,图像采集设备703用于采集探针盘30/50的俯视图,进一步,其用于采集定位孔所在区域的俯视图,将待测试晶圆放置于探针盘30/50的表面之下时,可以通过图像采集设备703采集得到定位孔与第一预设针位之间的第一位置关系。图像采集设备703可以将采集的图像或视频发送至控制终端702,控制终端702根据图像中的第一位置关系确定于探针盘30/50上的探针是否能够与待测试晶圆上的第二预设针位准确连接。The
在晶圆测试系统70的另一个实施例中,所述探针盘30/50包括至少2组定位孔,所述图像采集设备703用于采集不同组定位孔与所述待测试晶圆上不同位置的第一预设针位的第二位置关系,并将所述第二位置关系发送至所述控制终端702;所述控制终端702还用于根据所述第二位置关系确定所述待测试晶圆和所述探针盘之间的夹角,并根据确定的夹角调整所述待测试晶圆在所述晶圆测试台701上的位置。In another embodiment of the
其中,所述第二位置关系为某一时刻图像采集设备703采集到的图像或视频中记录的不同组定位孔与待测试晶圆上不同位置的第一预设针位之间的位置关系,控制终端702可以基于第二位置关系确定待测试晶圆和所述探针盘之间的夹角,以判断待测试晶圆上针位所在的平面与探针盘的表面是否平行,如果不平行,控制终端702可以通过调整待测试晶圆在晶圆测试台701上的位置,以使得待测试晶圆上针位所在的平面与探针盘的表面平行,以满足测试要求。Wherein, the second positional relationship is the positional relationship between different groups of positioning holes recorded in the image or video captured by the
在晶圆测试系统70的再一个实施例中,所述探针盘包括至少2个观测板,所述图像采集设备703用于采集不同观测板的观测窗与所述待测试晶圆上不同位置的观测信息之间的第三位置关系,并将所述第三位置关系发送至所述控制终端702;所述控制终端702用于根据所述第三位置关系确定所述待测试晶圆和所述探针盘之间的夹角,并根据确定的夹角调整所述待测试晶圆在所述晶圆测试台701上的位置。In yet another embodiment of the
其中,所述第三位置关系为某一时刻图像采集设备703采集到的图像或视频中记录的不同观测窗与待测试晶圆上不同位置的观测信息之间的位置关系,控制终端702可以基于第三位置关系确定待测试晶圆和所述探针盘之间的夹角,以判断待测试晶圆上针位所在的平面与探针盘的表面是否平行,如果不平行,控制终端702可以通过调整待测试晶圆在晶圆测试台701上的位置,以使得待测试晶圆上针位所在的平面与探针盘的表面平行,以满足测试要求。Wherein, the third positional relationship is the positional relationship between different observation windows recorded in images or videos collected by the
关于晶圆测试系统70的工作原理、工作方式的更多内容,可以参照上述图3至图6中的相关描述,这里不再赘述。For more details about the working principle and working mode of the
请参见图8,图8为本发明实施例的一种晶圆测试方法的流程图,该晶圆测试方法基于图7所述晶圆测试系统70执行,所述方法包括如下步骤:Please refer to FIG. 8. FIG. 8 is a flowchart of a wafer testing method according to an embodiment of the present invention. The wafer testing method is executed based on the
步骤S801,将待测试晶圆放置于晶圆测试台上;Step S801, placing the wafer to be tested on the wafer test bench;
步骤S802,将控制终端和所述晶圆测试台连接,并将所述控制终端与上述的晶圆检测卡连接;Step S802, connecting the control terminal with the wafer test bench, and connecting the control terminal with the above-mentioned wafer test card;
步骤S803,所述控制终端通过所述晶圆检测卡上的控制模块控制所述晶圆检测卡的测试,并接收所述晶圆检测卡上的信号采集模块采集的反馈信号。Step S803, the control terminal controls the testing of the wafer testing card through the control module on the wafer testing card, and receives the feedback signal collected by the signal acquisition module on the wafer testing card.
在一个实施例中,所述晶圆测试方法还可以包括:将所述控制终端与图像采集设备连接;通过所述图像采集设备用于采集所述定位孔与所述第一预设针位之间的第一位置关系,并将所述第一位置关系发送至所述控制终端;通过所述控制终端根据所述第一位置关系和接收到的所述反馈信号调整所述待测试晶圆在所述晶圆测试台上的位置。In one embodiment, the wafer testing method may further include: connecting the control terminal with an image acquisition device; The first positional relationship among them, and send the first positional relationship to the control terminal; through the control terminal, adjust the position of the wafer to be tested according to the first positional relationship and the received feedback signal position on the wafer test bench.
在一个实施例中,所述探针盘包括至少2组定位孔,所述晶圆测试方法还可以包括:通过所述图像采集设备采集不同组定位孔与所述待测试晶圆上不同位置的第一预设针位的第二位置关系,并将所述第二位置关系发送至所述控制终端;通过所述控制终端根据所述第二位置关系确定所述待测试晶圆和所述探针盘之间的夹角,并根据确定的夹角调整所述待测试晶圆在所述晶圆测试台上的位置。In one embodiment, the probe tray includes at least 2 sets of positioning holes, and the wafer testing method may further include: collecting images of different sets of positioning holes and different positions on the wafer to be tested by the image acquisition device. The second positional relationship of the first preset needle position, and send the second positional relationship to the control terminal; determine the wafer to be tested and the probe according to the second positional relationship by the control terminal the angle between the dials, and adjust the position of the wafer to be tested on the wafer testing platform according to the determined angle.
在一个实施例中,所述探针盘包括至少2个观测板,所述晶圆测试方法还可以包括:通过所述图像采集设备采集不同观测板的观测窗与所述待测试晶圆上不同位置的观测信息之间的第三位置关系,并将所述第三位置关系发送至所述控制终端;通过所述控制终端用于根据所述第三位置关系确定所述待测试晶圆和所述探针盘之间的夹角,并根据确定的夹角调整所述待测试晶圆在所述晶圆测试台上的位置。In one embodiment, the probe tray includes at least two observation boards, and the wafer testing method may further include: collecting observation windows of different observation boards different from those on the wafer to be tested by the image acquisition device. The third position relationship between the observation information of the position, and the third position relationship is sent to the control terminal; the control terminal is used to determine the wafer to be tested and the wafer to be tested according to the third position relationship and adjusting the position of the wafer to be tested on the wafer testing platform according to the determined angle.
关于图8晶圆测试方法的工作原理、工作方式的更多内容,可以参照上述图7中的晶圆测试系统70相关描述,这里不再赘述。For more information about the working principle and working method of the wafer testing method in FIG. 8 , refer to the relevant description of the
应理解,本文中术语“和/或”,仅仅是一种描述关联对象的关联关系,表示可以存在三种关系,例如,A和/或B,可以表示:单独存在A,同时存在A和B,单独存在B这三种情况。另外,本文中字符“/”,表示前后关联对象是一种“或”的关系。It should be understood that the term "and/or" in this article is only an association relationship describing associated objects, indicating that there may be three relationships, for example, A and/or B may mean: A exists alone, and A and B exist at the same time , there are three cases of B alone. In addition, the character "/" in this article indicates that the contextual objects are an "or" relationship.
本申请实施例中出现的“多个”是指两个或两个以上。"Multiple" appearing in the embodiments of the present application means two or more.
本申请实施例中出现的第一、第二等描述,仅作示意与区分描述对象之用,没有次序之分,也不表示本申请实施例中对设备个数的特别限定,不能构成对本申请实施例的任何限制。The first, second, etc. descriptions that appear in the embodiments of this application are only for illustration and to distinguish the description objects, and there is no order, nor does it represent a special limitation on the number of devices in the embodiments of this application, and cannot constitute a limitation on the number of devices in this application. Any limitations of the examples.
本申请实施例中出现的“连接”是指直接连接或者间接连接等各种连接方式,以实现设备间的通信,本申请实施例对此不做任何限定。The "connection" in the embodiment of the present application refers to various connection modes such as direct connection or indirect connection to realize communication between devices, which is not limited in the embodiment of the present application.
虽然本发明披露如上,但本发明并非限定于此。任何本领域技术人员,在不脱离本发明的精神和范围内,均可作各种更动与修改,因此本发明的保护范围应当以权利要求所限定的范围为准。Although the present invention is disclosed above, the present invention is not limited thereto. Any person skilled in the art can make various changes and modifications without departing from the spirit and scope of the present invention, so the protection scope of the present invention should be based on the scope defined in the claims.
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111679802.6A CN116413574A (en) | 2021-12-31 | 2021-12-31 | Probe plate, wafer test card, wafer test system and wafer test method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111679802.6A CN116413574A (en) | 2021-12-31 | 2021-12-31 | Probe plate, wafer test card, wafer test system and wafer test method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN116413574A true CN116413574A (en) | 2023-07-11 |
Family
ID=87053648
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202111679802.6A Pending CN116413574A (en) | 2021-12-31 | 2021-12-31 | Probe plate, wafer test card, wafer test system and wafer test method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN116413574A (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05218150A (en) * | 1991-11-18 | 1993-08-27 | Tokyo Electron Yamanashi Kk | Probe card |
JPH06224270A (en) * | 1993-01-22 | 1994-08-12 | Mitsubishi Electric Corp | Semiconductor inspection device and wafer therefor |
TWI263786B (en) * | 2005-06-17 | 2006-10-11 | Internat Semiconductor Technol | Vertical probe card with auxiliary for alignment |
JP2007218635A (en) * | 2006-02-14 | 2007-08-30 | Toppan Printing Co Ltd | Probe card |
CN102879616A (en) * | 2011-07-12 | 2013-01-16 | 南茂科技股份有限公司 | Probe card |
KR101332313B1 (en) * | 2012-09-27 | 2013-12-10 | 주식회사 에스에이티 | Prober equipped with probe card for wafer chip test and probing method thereof |
CN213181879U (en) * | 2020-07-28 | 2021-05-11 | 无锡韦尔半导体有限公司 | Wafer test card and wafer test system |
CN216792380U (en) * | 2021-12-31 | 2022-06-21 | 格科微电子(浙江)有限公司 | Probe disc, wafer detection card and wafer test system |
-
2021
- 2021-12-31 CN CN202111679802.6A patent/CN116413574A/en active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05218150A (en) * | 1991-11-18 | 1993-08-27 | Tokyo Electron Yamanashi Kk | Probe card |
JPH06224270A (en) * | 1993-01-22 | 1994-08-12 | Mitsubishi Electric Corp | Semiconductor inspection device and wafer therefor |
TWI263786B (en) * | 2005-06-17 | 2006-10-11 | Internat Semiconductor Technol | Vertical probe card with auxiliary for alignment |
JP2007218635A (en) * | 2006-02-14 | 2007-08-30 | Toppan Printing Co Ltd | Probe card |
CN102879616A (en) * | 2011-07-12 | 2013-01-16 | 南茂科技股份有限公司 | Probe card |
KR101332313B1 (en) * | 2012-09-27 | 2013-12-10 | 주식회사 에스에이티 | Prober equipped with probe card for wafer chip test and probing method thereof |
CN213181879U (en) * | 2020-07-28 | 2021-05-11 | 无锡韦尔半导体有限公司 | Wafer test card and wafer test system |
CN216792380U (en) * | 2021-12-31 | 2022-06-21 | 格科微电子(浙江)有限公司 | Probe disc, wafer detection card and wafer test system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI483327B (en) | Probe cards for probing integrated circuits | |
CN101551431B (en) | Detection system and method for electronic components | |
US7782071B2 (en) | Probe card analysis system and method | |
KR20080058343A (en) | Apparatus and method for testing singulated dies | |
CN110211893A (en) | A kind of wafer test system and crystal round test approach | |
US6856154B2 (en) | Test board for testing IC package and tester calibration method using the same | |
JP2011128159A (en) | Method and device for measuring signal | |
JP7109167B2 (en) | Probe card and test equipment including it | |
US20140176165A1 (en) | Apparatus for Three Dimensional Integrated Circuit Testing | |
CN216792380U (en) | Probe disc, wafer detection card and wafer test system | |
CN108333395A (en) | A kind of probe card substrate based on wafer test design | |
US10962565B2 (en) | Substrate inspection apparatus | |
CN106558513B (en) | Detection device and detection method thereof | |
CN116413574A (en) | Probe plate, wafer test card, wafer test system and wafer test method | |
TW201310559A (en) | Testing method for stacked semiconductor device structure | |
KR101227547B1 (en) | Probe card | |
TWI742865B (en) | Automatic testing machine with data processing function and its information processing method | |
TW202414208A (en) | System for inspecting test probe board of boundary scan interconnect equipment | |
CN115588392A (en) | A detection probe debugging system and method | |
TWM609753U (en) | Automatic testing machine with data processing function | |
CN108122795A (en) | Single of CMOS camera wafer is electrically and function detection device and method | |
US20020043984A1 (en) | Support carrier for temporarily attaching integrated circuit chips to a chip carrier and method | |
CN101339225B (en) | Test interface with mixed signal processing device | |
CN218099323U (en) | Probe card and semiconductor test apparatus | |
CN208140752U (en) | A kind of probe card substrate based on wafer test design |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |