CN116097213A - 一种图指令处理方法及装置 - Google Patents

一种图指令处理方法及装置 Download PDF

Info

Publication number
CN116097213A
CN116097213A CN202080104044.2A CN202080104044A CN116097213A CN 116097213 A CN116097213 A CN 116097213A CN 202080104044 A CN202080104044 A CN 202080104044A CN 116097213 A CN116097213 A CN 116097213A
Authority
CN
China
Prior art keywords
instruction
input
output
graph
output address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202080104044.2A
Other languages
English (en)
Other versions
CN116097213A8 (zh
Inventor
周若愚
朱凡
孙文博
周昔平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN116097213A publication Critical patent/CN116097213A/zh
Publication of CN116097213A8 publication Critical patent/CN116097213A8/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/448Execution paradigms, e.g. implementations of programming paradigms
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016Decoding the operand specifier, e.g. specifier format
    • G06F9/30163Decoding the operand specifier, e.g. specifier format with implied specifier, e.g. top of stack
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001Arithmetic instructions
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)

Abstract

一种图指令处理方法及装置,涉及计算机技术领域,用于提高有向图流计算架构的性能。该方法应用于处理器中,包括:检测第一图指令的第一输入和第二输入是否处于准备完成状态,第一输入和/或所述第二输入为所述第一图指令的动态数据输入(S301);当第一输入和第二输入均处于准备完成状态时,从第一寄存器中获取第一图指令的静态数据输入信息,该静态数据输入信息用于指示至少一个输入(S302),至少一个输入中的每个输入为常量输入或者暂时常量输入;根据第一输入、第二输入和该至少一个输入处理第一图指令,得到第一处理结果(S303)。

Description

PCT国内申请,说明书已公开。

Claims (27)

  1. PCT国内申请,权利要求书已公开。
CN202080104044.2A 2020-08-24 2020-08-24 一种图指令处理方法及装置 Pending CN116097213A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2020/110868 WO2022040877A1 (zh) 2020-08-24 2020-08-24 一种图指令处理方法及装置

Publications (2)

Publication Number Publication Date
CN116097213A true CN116097213A (zh) 2023-05-09
CN116097213A8 CN116097213A8 (zh) 2023-06-30

Family

ID=80354338

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202080104044.2A Pending CN116097213A (zh) 2020-08-24 2020-08-24 一种图指令处理方法及装置

Country Status (4)

Country Link
US (1) US20230205530A1 (zh)
EP (1) EP4195036A4 (zh)
CN (1) CN116097213A (zh)
WO (1) WO2022040877A1 (zh)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6976150B1 (en) * 2000-04-06 2005-12-13 The Board Of Governors For Higher Education, State Of Rhode Island And Providence Plantations Resource flow computing device
DE112005003343B4 (de) * 2004-12-30 2011-05-19 Intel Corporation, Santa Clara Mechanismus für eine befehlssatzbasierte Threadausführung an mehreren Befehlsablaufsteuerungen
CN104025502B (zh) * 2011-12-22 2017-07-11 英特尔公司 用于处理blake安全散列算法的指令处理器、方法以及系统
CN102750474B (zh) * 2012-06-04 2015-09-23 飞天诚信科技股份有限公司 一种在嵌入式系统中生成动态口令的方法及装置
US10452399B2 (en) * 2015-09-19 2019-10-22 Microsoft Technology Licensing, Llc Broadcast channel architectures for block-based processors
CN109325899B (zh) * 2018-09-07 2023-04-04 格兰菲智能科技有限公司 计算机系统、图形处理单元及其图形处理方法

Also Published As

Publication number Publication date
EP4195036A4 (en) 2023-10-04
WO2022040877A1 (zh) 2022-03-03
US20230205530A1 (en) 2023-06-29
EP4195036A1 (en) 2023-06-14
CN116097213A8 (zh) 2023-06-30

Similar Documents

Publication Publication Date Title
KR101854520B1 (ko) 타이트하게 커플링된 이종 컴퓨팅을 위한 하드웨어 프로세서스들 및 방법들
KR100464406B1 (ko) 가변길이 vliw 명령어를 위한 디스패치 장치 및 방법
EP3547120B1 (en) Systems and methods for implementing chained tile operations
US20120204008A1 (en) Processor with a Hybrid Instruction Queue with Instruction Elaboration Between Sections
JP2001202245A (ja) 改良式命令セットアーキテクチャを有するマイクロプロセッサ
JP2012103959A (ja) ベクトル処理回路、命令発行制御方法、及びプロセッサシステム
CN108319559B (zh) 用于控制矢量内存存取的数据处理装置及方法
US8671266B2 (en) Staging register file for use with multi-stage execution units
US7779240B2 (en) System and method for reducing power consumption in a data processor having a clustered architecture
US7139899B2 (en) Selected register decode values for pipeline stage register addressing
US20230093393A1 (en) Processor, processing method, and related device
JP5326314B2 (ja) プロセサおよび情報処理装置
US8707013B2 (en) On-demand predicate registers
WO2013101114A1 (en) Later stage read port reduction
CN115934168A (zh) 处理器和内存访问方法
US8171259B2 (en) Multi-cluster dynamic reconfigurable circuit for context valid processing of data by clearing received data with added context change indicative signal
WO2012061416A1 (en) Methods and apparatus for a read, merge, and write register file
JP2004519768A (ja) コプロセッサを使用したデータ処理
JP5372307B2 (ja) データ処理装置およびその制御方法
CN116097213A (zh) 一种图指令处理方法及装置
US11210091B2 (en) Method and apparatus for processing data splicing instruction
JP2014164659A (ja) プロセッサ
WO2021253359A1 (zh) 一种图指令处理方法及装置
JP5786719B2 (ja) ベクトルプロセッサ
JP6307975B2 (ja) 演算処理装置及び演算処理装置の制御方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CI02 Correction of invention patent application
CI02 Correction of invention patent application

Correction item: PCT international application to national stage day

Correct: 2023.02.10

False: 2023.02.07

Number: 19-01

Page: The title page

Volume: 39

Correction item: PCT international application to national stage day

Correct: 2023.02.10

False: 2023.02.07

Number: 19-01

Volume: 39