CN109923520A - 计算机系统及内存访问技术 - Google Patents

计算机系统及内存访问技术 Download PDF

Info

Publication number
CN109923520A
CN109923520A CN201680090723.2A CN201680090723A CN109923520A CN 109923520 A CN109923520 A CN 109923520A CN 201680090723 A CN201680090723 A CN 201680090723A CN 109923520 A CN109923520 A CN 109923520A
Authority
CN
China
Prior art keywords
memory access
instruction
memory
access request
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201680090723.2A
Other languages
English (en)
Other versions
CN109923520B (zh
Inventor
方磊
陈溪
蔡卫光
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN109923520A publication Critical patent/CN109923520A/zh
Application granted granted Critical
Publication of CN109923520B publication Critical patent/CN109923520B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)

Abstract

一种计算机系统及内存访问技术。在本申请提供的计算机系统中，在处理具有依赖关系的访存指令时，能够在处理器中获取生产者访存指令和消费者访存指令之间的依赖信息，并根据获取的依赖信息向计算机系统中的内存控制器发送消费者访存请求，从而内存控制器能够根据接收的消费者访存请求中的依赖信息在内存控制器本地解决访存请求之间的依赖关系，并执行消费者访存请求。本申请提供的计算机系统及内存访问技术能够减少内存控制器和处理器核之间的通信次数，缩短内存访问延时，提高内存访问效率。

Description

PCT国内申请，说明书已公开。

Claims (17)

  1. PCT国内申请，权利要求书已公开。
CN201680090723.2A 2016-12-12 2016-12-12 计算机系统及内存访问技术 Active CN109923520B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2016/109518 WO2018107331A1 (zh) 2016-12-12 2016-12-12 计算机系统及内存访问技术

Publications (2)

Publication Number Publication Date
CN109923520A true CN109923520A (zh) 2019-06-21
CN109923520B CN109923520B (zh) 2022-05-13

Family

ID=62557809

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201680090723.2A Active CN109923520B (zh) 2016-12-12 2016-12-12 计算机系统及内存访问技术

Country Status (4)

Country Link
US (1) US11093245B2 (zh)
EP (1) EP3543846B1 (zh)
CN (1) CN109923520B (zh)
WO (1) WO2018107331A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116097213A (zh) * 2020-08-24 2023-05-09 华为技术有限公司 一种图指令处理方法及装置

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20200192842A1 (en) * 2018-12-14 2020-06-18 Ati Technologies Ulc Memory request chaining on bus
CN114567520B (zh) * 2020-11-26 2023-06-02 华为技术有限公司 实现集合通信的方法、计算机设备和通信系统
CN116909755B (zh) * 2023-09-13 2023-12-22 北京开源芯片研究院 一种访存方法、处理器、电子设备及可读存储介质

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060006456A1 (en) * 2004-06-28 2006-01-12 Micron Technology, Inc. Memory cells and select gates of NAND memory arrays
US20100095151A1 (en) * 2006-03-28 2010-04-15 Ryotaro Kobayashi Processor Apparatus for Executing Instructions with Local Slack Prediction of Instructions and Processing Method Therefor
US20140143519A1 (en) * 2012-11-20 2014-05-22 International Business Machines Corporation Store operation with conditional push
CN104216837A (zh) * 2013-05-31 2014-12-17 华为技术有限公司 一种内存系统、内存访问请求的处理方法和计算机系统
CN105095149A (zh) * 2015-08-10 2015-11-25 青岛中星微电子有限公司 一种片上系统参数的批处理方法和装置
CN105934933A (zh) * 2014-12-30 2016-09-07 华为技术有限公司 一种防止终端丢失的方法和终端

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6735685B1 (en) * 1992-09-29 2004-05-11 Seiko Epson Corporation System and method for handling load and/or store operations in a superscalar microprocessor
US7363467B2 (en) * 2002-01-03 2008-04-22 Intel Corporation Dependence-chain processing using trace descriptors having dependency descriptors
US20060064546A1 (en) * 2004-07-28 2006-03-23 Hiroshi Arita Microprocessor
CN100545806C (zh) * 2006-12-30 2009-09-30 中国科学院计算技术研究所 基于局部相联查找的解决访存相关的方法和处理器
JP2009098934A (ja) * 2007-10-17 2009-05-07 Hitachi Ltd プロセッサ及びキャッシュメモリ
CN102841857B (zh) * 2012-07-25 2015-02-25 龙芯中科技术有限公司 缓存预测执行的处理器与装置及方法
WO2018059656A1 (en) * 2016-09-30 2018-04-05 Intel Corporation Main memory control function with prefetch intelligence

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060006456A1 (en) * 2004-06-28 2006-01-12 Micron Technology, Inc. Memory cells and select gates of NAND memory arrays
US20100095151A1 (en) * 2006-03-28 2010-04-15 Ryotaro Kobayashi Processor Apparatus for Executing Instructions with Local Slack Prediction of Instructions and Processing Method Therefor
US20140143519A1 (en) * 2012-11-20 2014-05-22 International Business Machines Corporation Store operation with conditional push
CN104216837A (zh) * 2013-05-31 2014-12-17 华为技术有限公司 一种内存系统、内存访问请求的处理方法和计算机系统
CN105934933A (zh) * 2014-12-30 2016-09-07 华为技术有限公司 一种防止终端丢失的方法和终端
CN105095149A (zh) * 2015-08-10 2015-11-25 青岛中星微电子有限公司 一种片上系统参数的批处理方法和装置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
ZHEN YANG: "Overlapping Dependent Loads with Addressless Preload", 《COMPUTER AND INFORMATION SCIENCE AND ENGINEERING》 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116097213A (zh) * 2020-08-24 2023-05-09 华为技术有限公司 一种图指令处理方法及装置

Also Published As

Publication number Publication date
WO2018107331A1 (zh) 2018-06-21
EP3543846A1 (en) 2019-09-25
US11093245B2 (en) 2021-08-17
EP3543846B1 (en) 2022-09-21
CN109923520B (zh) 2022-05-13
US20190294442A1 (en) 2019-09-26
EP3543846A4 (en) 2019-12-04

Similar Documents

Publication Publication Date Title
US10990546B2 (en) Hardware-based virtual machine communication supporting direct memory access data transfer
CN111506534B (zh) 具有非阻塞高性能事务信用系统的多核总线架构
EP3057272B1 (en) Technologies for concurrency of cuckoo hashing flow lookup
US11093245B2 (en) Computer system and memory access technology
US9910802B2 (en) High bandwidth low latency data exchange between processing elements
US9626316B2 (en) Managing shared resources between multiple processing devices
US8788766B2 (en) Software-accessible hardware support for determining set membership
EP2523099B1 (en) Method for selective routing of local memory accesses and device thereof
US9251048B2 (en) Memory page management
US20180336034A1 (en) Near memory computing architecture
US20170372088A1 (en) Lightweight trusted execution for internet-of-things devices
WO2017112192A1 (en) Minimizing snoop traffic locally and across cores on a chip multi-core fabric
US20150234687A1 (en) Thread migration across cores of a multi-core processor
US11748109B2 (en) System and method for implementing strong load ordering in a processor using a circular ordering ring
US10324862B2 (en) Supporting oversubscription of guest enclave memory pages
US20160224252A1 (en) Hybrid memory architecture
US10216453B1 (en) Reverse slot invalidation for pointer rings
US20200034152A1 (en) Preventing Information Leakage In Out-Of-Order Machines Due To Misspeculation
CN114924793A (zh) 处理单元、计算设备和指令处理方法
US11216377B2 (en) Hardware accelerator automatic detection of software process migration
US11182161B2 (en) Fractional or partial line usage prediction in a processor
US10613991B2 (en) Transparent routers to provide services
CN118796272A (zh) 一种访存方法、处理器、电子设备及可读存储介质
JP2021026767A (ja) データメモリアクセスの方法、装置、電子機器及びコンピュータ読み取り可能な記憶媒体

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant