CN116011368A - Method for automatically generating script through EDA layout - Google Patents
Method for automatically generating script through EDA layout Download PDFInfo
- Publication number
- CN116011368A CN116011368A CN202310053508.7A CN202310053508A CN116011368A CN 116011368 A CN116011368 A CN 116011368A CN 202310053508 A CN202310053508 A CN 202310053508A CN 116011368 A CN116011368 A CN 116011368A
- Authority
- CN
- China
- Prior art keywords
- layout
- script
- information
- file
- script file
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention provides a method for automatically generating scripts through EDA (electronic design automation) layout, which comprises the following steps: configuring a script type, a script generation path and a script file name; extracting information of a device unit and a subcircuit in the layout; writing script configuration information and layout information into json files; and calling a post-processing script file to process the information in the json file, and generating a script file. The invention also provides a method for generating the layout by modifying the script file. The invention can improve the design and iteration efficiency of the layout.
Description
Technical Field
The invention relates to the technical field of EDA design, in particular to a method for automatically generating scripts through an EDA layout.
Background
In the EDA layout design field, the layout has the conditions of high design complexity, long design time, low repeated utilization rate of devices and sub-circuits and the like; if the layout is finely adjusted, a great deal of manpower and material resources are spent for iteration of the layout.
On the other hand, the number of devices in the layout is huge, the hierarchical structure is complex, and the accurate placement and connection of the devices become very difficult; parameter modification of parameterized devices (PCell) also affects the layout of the entire layout. The accuracy and quality of the layout are key factors for ensuring the flow sheet.
Therefore, a method for assisting a layout design engineer in more efficiently and simply designing a layout and realizing automation of device connection and flow of layout design is needed.
Disclosure of Invention
In order to solve the defects in the prior art, the invention aims to provide a method for automatically generating a script through an EDA (electronic design automation) layout, wherein the script is generated through the layout, and then the script is modified, so that a new layout is generated, and the design efficiency of the layout is improved.
To achieve the above object, the present invention provides a method for automatically generating a script by EDA layout, comprising the steps of:
configuring a script type, a script generation path and a script file name;
extracting information of a device unit and a subcircuit in the layout;
writing script configuration information and layout information into json files;
and calling a post-processing script file to process the information in the json file, and generating a script file.
Further, the script file types include a Python type and a Tcl type, the script file name is a visible character string, and the script file type is suffix with a suffix corresponding to the script file type.
Further, the information of the device units and the subcircuits in the layout comprises the steps of extracting device names, device attributes, device placement positions, device welding relations and self-adaptive device automatic connection relations.
Further, the step of writing script configuration information and layout information into a json file to generate the json file further comprises the step of writing the extracted device unit and sub-circuit information into the json file in a json format.
Still further, the post-processing script file is write_script_file.
In order to achieve the above object, the present invention further provides a method for generating a layout, comprising the steps of:
generating a script file by using the method for automatically generating the script through the EDA layout;
modifying the script file;
and running the script to generate a new layout.
Further, the modification script file comprises modification of the information of the device position, the connection relation and the graph relation in the script file according to the requirement.
In order to achieve the above object, the present invention further provides an electronic device, including a memory and a processor, where the memory stores a program running on the processor, and the processor executes the steps of the method for automatically generating a script through an EDA layout described above when running the program.
To achieve the above object, the present invention further provides a computer readable storage medium having stored thereon computer instructions which, when executed, perform the steps of the above-described method for automatically generating a script via an EDA layout.
Compared with the prior art, the method for automatically generating the script through the EDA layout has the following beneficial effects:
(1) The invention eliminates the operation of a large number of manual layout device positions, so that various devices and sub-circuit units can complete automatic layout, the layout and wiring results are more attractive, the space is saved, and the layout iteration efficiency is improved;
(2) The script generated by the layout can quickly generate the gds file, and the layout can be quickly modified through the script, so that the layout design efficiency is improved;
(3) Through EDA layout generation script technology, the information such as device positions, connection relations, graphic relations and the like in the script file is adjusted, a new layout is generated, and the iteration layout workload can be saved.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention.
Drawings
The accompanying drawings are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate the invention and together with the embodiments of the invention, and do not limit the invention. In the drawings:
FIG. 1 is a flow chart of a method for automatically generating scripts with EDA layout in accordance with the present invention;
FIG. 2 is a schematic diagram of a sub-circuit demo1 layout designed by EDA layout drawing software;
FIG. 3 is a schematic diagram of a circuit test1 layout designed by EDA layout drawing software;
FIG. 4 is a schematic diagram of a configuration generation script file path and file name interface;
FIG. 5 is a schematic diagram of a json file generated in accordance with embodiment 2 of the present invention;
FIG. 6 is a schematic diagram of a script file generated according to embodiment 2 of the present invention;
FIG. 7 is an abbreviated view of version map gds file generated from script files according to embodiment 2 of the present invention;
FIG. 8 is a detailed schematic diagram of generating version map gds file from script file according to embodiment 2 of the present invention;
FIG. 9 is a schematic diagram of a layout generated after modification of a script file.
Detailed Description
Embodiments of the present invention will be described in more detail below with reference to the accompanying drawings. While the invention is susceptible of embodiment in the drawings, it is to be understood that the invention may be embodied in various forms and should not be construed as limited to the embodiments set forth herein, but rather are provided to provide a more thorough and complete understanding of the invention. It should be understood that the drawings and embodiments of the invention are for illustration purposes only and are not intended to limit the scope of the present invention.
It should be understood that the various steps recited in the method embodiments of the present invention may be performed in a different order and/or performed in parallel. Furthermore, method embodiments may include additional steps and/or omit performing the illustrated steps. The scope of the invention is not limited in this respect.
The term "including" and variations thereof as used herein are intended to be open-ended, i.e., including, but not limited to. The term "based on" is based at least in part on. The term "one embodiment" means "at least one embodiment"; the term "another embodiment" means "at least one additional embodiment"; the term "some embodiments" means "at least some embodiments. Related definitions of other terms will be given in the description below.
It should be noted that references to "one", "a plurality" and "a plurality" in this disclosure are intended to be illustrative rather than limiting, and those skilled in the art will appreciate that "one or more" is intended to be construed as "one or more" unless the context clearly indicates otherwise. "plurality" is understood to mean two or more.
Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
Example 1
Fig. 1 is a flowchart of a method of automatically generating a script by an EDA layout according to the present invention, and a detailed description will be given of a method of automatically generating a script by an EDA layout according to the present invention with reference to fig. 1.
In step S1, a script type, a script generation path, and a script file name are configured.
In the embodiment of the invention, the configuration generates script types, the script file types comprise Python, tcl and the like, the script file name is a visible character string, and the script file types are suffix with corresponding script file types.
In step S2, information of the device units and the sub-circuits in the layout is extracted.
In the embodiment of the invention, the information of the device units and the subcircuits in the layout is extracted, wherein the information comprises the device names, the device attributes, the device placement positions, the device welding relationship and the self-adaptive device automatic connection relationship.
In step S3, script configuration information and layout information are written into the json file.
In the embodiment of the present invention, the device unit and sub-circuit information extracted in step S2 is written into a file in json format.
In step S4, the post-processing script file is called to process the information in the json file, and the script file is generated.
In an embodiment of the present invention, information in the json file is processed using a post-processing script file, such as write_script_file.py, to generate a script file; the script takes as input the json file generated in step S3.
In step S5, the script file is modified to regenerate a new layout.
In the embodiment of the invention, the information such as the device position, the connection relation, the graph relation and the like in the script file is modified according to the need, and the script is directly operated to regenerate a new layout after modification.
Example 2
The method of the present invention is described below with reference to a specific embodiment.
Firstly, designing a sub-circuit demo1 layout through EDA layout drawing software, as shown in fig. 2; the circuit test1 layout is then designed by EDA layout drawing software, as shown in FIG. 3.
According to step S1, the configuration generates script file path and file name as shown in fig. 4.
According to step S2, information of a device unit and a sub-circuit in the layout is extracted, wherein the information comprises a demo1 layout and a test1 layout.
According to step S3, a json file is generated, part of the content of which is shown in fig. 5.
According to step S4, the script file function is called to process the information in the json file, and a script file is generated, as shown in fig. 6. Then, the script file is run, and a corresponding layout can be generated, as shown in fig. 7 and 8.
According to step S5, the position of the device is modified. The placement positions of the devices I0 (sub-circuit demo 1), I_0 (leftmost device) and I_1 (rightmost device) before modification of the script test1.py are respectively I0 (130.027,0.0), I_0 (0.0 ) and I_1 (568.808,0.0); the placement positions of the devices I0, I_0 and I_1 after script test1.Py modification are respectively I0 (130.027,0.0), I_0 (0.0,50.0) and I_1 (568.808, -50.0). Then, the script test1.Py is modified to generate a version graph gds file, and the devices are automatically laid out according to the connection information, as shown in fig. 9.
Example 3
The embodiment of the invention also provides electronic equipment, which comprises a memory and a processor, wherein the memory stores a program running on the processor, and the processor executes the steps of the method for automatically generating the script through the EDA layout when running the program. The method for automatically generating the script through the EDA layout is referred to the description of the previous part and is not repeated.
Example 4
The embodiment of the invention also provides a computer readable storage medium, on which computer instructions are stored, the computer instructions execute the steps of the method for automatically generating the script through the EDA layout, and the method for automatically generating the script through the EDA layout refers to the description of the previous parts and is not repeated.
Those of ordinary skill in the art will appreciate that: the foregoing description is only a preferred embodiment of the present invention, and the present invention is not limited thereto, but it is to be understood that modifications and equivalents of some of the technical features described in the foregoing embodiments may be made by those skilled in the art, although the present invention has been described in detail with reference to the foregoing embodiments. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (9)
1. A method of automatically generating scripts by means of an EDA layout, comprising the steps of:
configuring a script type, a script generation path and a script file name;
extracting information of a device unit and a subcircuit in the layout;
writing script configuration information and layout information into json files;
and calling a post-processing script file to process the information in the json file, and generating a script file.
2. The method of automatically generating a script by an EDA layout of claim 1 wherein the script file type comprises a Python type, a Tcl type, a script file name is a visible string, and a suffix is appended to the corresponding script file type.
3. The method for automatically generating scripts by means of an EDA layout according to claim 1, wherein the information of the device units and the sub-circuits in the layout comprises extracting device names, device attributes, device placement positions, device welding relations and self-adaptive device automatic connection relations.
4. The method of automatically generating scripts by EDA layout of claim 1, wherein the step of writing script configuration information and layout information into json files to generate json files further comprises writing extracted device unit and sub-circuit information into json files in json format.
5. The method of automatically generating scripts by means of an EDA layout of claim 1, wherein the post processing script file is write_script_file.
6. A method of generating a layout, comprising the steps of:
generating a script file by using the method for automatically generating a script through an EDA layout according to any of claims 1-5;
modifying the script file;
and running the script to generate a new layout.
7. The method of generating a layout according to claim 6, wherein the modifying the script file includes modifying information of device positions, connection relationships, and graphic relationships in the script file as needed.
8. An electronic device comprising a memory and a processor, said memory having stored thereon a program running on said processor, said processor executing the steps of the method of any one of claims 1-5 for automatically generating scripts by means of an EDA layout when said program is run.
9. A computer readable storage medium having stored thereon computer instructions, which when run perform the steps of the method of automatically generating scripts by means of an EDA layout according to any of claims 1-5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310053508.7A CN116011368A (en) | 2023-02-03 | 2023-02-03 | Method for automatically generating script through EDA layout |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310053508.7A CN116011368A (en) | 2023-02-03 | 2023-02-03 | Method for automatically generating script through EDA layout |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116011368A true CN116011368A (en) | 2023-04-25 |
Family
ID=86026739
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310053508.7A Pending CN116011368A (en) | 2023-02-03 | 2023-02-03 | Method for automatically generating script through EDA layout |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116011368A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116757145A (en) * | 2023-08-16 | 2023-09-15 | 合肥奎芯集成电路设计有限公司 | Integrated circuit design layout processing method and device, electronic equipment and storage medium |
-
2023
- 2023-02-03 CN CN202310053508.7A patent/CN116011368A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116757145A (en) * | 2023-08-16 | 2023-09-15 | 合肥奎芯集成电路设计有限公司 | Integrated circuit design layout processing method and device, electronic equipment and storage medium |
| CN116757145B (en) * | 2023-08-16 | 2024-04-30 | 合肥奎芯集成电路设计有限公司 | Integrated circuit design layout processing method and device, electronic equipment and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2936315B1 (en) | On-the-fly technical support | |
| US7146605B2 (en) | Automatic abstraction of software source | |
| JP2007012003A (en) | System for providing development environment of feature-oriented software product line | |
| JP3822044B2 (en) | Design verification system, design verification method, and computer-readable recording medium storing design verification program | |
| US9208272B2 (en) | Apparatus and method thereof for hybrid timing exception verification of an integrated circuit design | |
| US8402405B1 (en) | System and method for correcting gate-level simulation accuracy when unknowns exist | |
| US20220075920A1 (en) | Automated Debug of Falsified Power-Aware Formal Properties using Static Checker Results | |
| CN116011368A (en) | Method for automatically generating script through EDA layout | |
| JP3825572B2 (en) | Semiconductor integrated circuit design verification apparatus, method, and storage medium | |
| US7131080B2 (en) | Simulation management system | |
| US8327309B2 (en) | Verification of design information for controlling manufacture of a system on a chip | |
| CN113127445A (en) | Domestic substitution migration method of foreign technology application system | |
| CN115328772A (en) | Learning method for excitation combination and module correlation and test script generation method | |
| US8555228B2 (en) | Tool for glitch removal | |
| CN114595657A (en) | Chip layout method and device and electronic equipment | |
| CN112231165B (en) | Memory fault simulation method based on link library injection and memory mapping modes | |
| US11231462B1 (en) | Augmenting an integrated circuit (IC) design simulation model to improve performance during verification | |
| CN112668259A (en) | System verification method of post-simulation netlist | |
| JP2828590B2 (en) | Microprogram verification method | |
| CN112463624B (en) | CPU verification platform based on Systemverilog | |
| US11507719B1 (en) | Accelerating formal property verification across design versions using sequential equivalence checking | |
| US20240046014A1 (en) | Process to relay knowledge and guide synthesis alongside early detection of logic optimizations | |
| JP5390464B2 (en) | Simulation apparatus, simulation apparatus control method, and program | |
| US8881096B2 (en) | Computer product, IP model generating apparatus, and IP model generating method | |
| CN117034822A (en) | Verification method based on three-step simulation, electronic equipment and medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |