CN115955613A - High-speed high-precision slope generation module for CMOS image sensor - Google Patents

High-speed high-precision slope generation module for CMOS image sensor Download PDF

Info

Publication number
CN115955613A
CN115955613A CN202211436544.3A CN202211436544A CN115955613A CN 115955613 A CN115955613 A CN 115955613A CN 202211436544 A CN202211436544 A CN 202211436544A CN 115955613 A CN115955613 A CN 115955613A
Authority
CN
China
Prior art keywords
mos tube
ramp
slope
output end
control module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202211436544.3A
Other languages
Chinese (zh)
Inventor
韩镪
王耕耘
张旭
姚瑶
吴淞波
程甘霖
戴立群
卜洪波
孙启扬
张芮萌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Institute of Space Research Mechanical and Electricity
Original Assignee
Beijing Institute of Space Research Mechanical and Electricity
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Institute of Space Research Mechanical and Electricity filed Critical Beijing Institute of Space Research Mechanical and Electricity
Priority to CN202211436544.3A priority Critical patent/CN115955613A/en
Publication of CN115955613A publication Critical patent/CN115955613A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Abstract

The invention relates to a high-speed high-precision slope generation module for a CMOS image sensor, belonging to the field of CMOS image sensors; comprises 2 N +2 M The device comprises a current steering unit, a unidirectional slope control module, a resistor Rload, a resistor Rdummy and a capacitor Cfilter; wherein, the one-way slope control module is provided with 2 N +2 M Control signal output ends, wherein each output end is respectively connected with 2 input ends of the corresponding 1 current rudder unit; one output end of each current steering unit is connected with the resistor Rdummy and then grounded, and the other output end of each current steering unit is connected with a ramp reference voltage output point Vout; a ramp reference voltage output point Vout is respectively connected with a resistor Rload and a capacitor Cfilter in parallel; filtering the signals for realizing the step form to generate a slope; the invention can eliminate the burr glitch voltage of the output point, further improve the noise, differential nonlinearity and integral nonlinearity of the whole reading circuit, and reduce the slope between different chipsAnd (4) deviation.

Description

High-speed high-precision slope generation module for CMOS image sensor
Technical Field
The invention belongs to, relate to a high-speed high-accuracy slope generation module used for CMOS image sensor, it is the CMOS image sensor field;
background
The CMOS image sensor is always developed towards higher resolution, faster frame rate and lower noise, and a single slope ADC is very suitable for a super-large array CMOS image sensor due to the fact that a column stage circuit of the single slope ADC is simple in structure and reference slope voltage can be shared in a column stage mode. The typical reference ramp voltage can be realized by a capacitor array DAC, a current steering DAC and the like, wherein a ramp generator in the current steering mode naturally has higher speed and stronger driving capability, and is suitable for a high-speed super-large array CMOS image sensor.
However, the conventional current steering DAC is implemented by using a control architecture of thermometer code plus binary code, and it is difficult to avoid the generation of glitch (glitch), thereby affecting the performance of ramp voltage, such as noise, integral nonlinearity, differential nonlinearity, and the like. For a high-precision DAC only using a pure thermometer code architecture, the logic structure of a traditional thermometer code generation module is too complex due to the universality of the traditional thermometer code generation module.
Disclosure of Invention
The technical problem solved by the invention is as follows: the defects in the prior art are overcome, and the high-speed high-precision slope generation module for the CMOS image sensor is provided, so that the burr glitch voltage of an output point can be eliminated, the noise, differential nonlinearity and integral nonlinearity performances of the whole reading circuit are further improved, and the slope deviation among different chips can be reduced.
The technical scheme of the invention is as follows:
a high-speed high-precision ramp generation module for CMOS image sensor comprises 2 N +2 M The device comprises a current steering unit, a unidirectional slope control module, a resistor Rload, a resistor Rdummy and a capacitor Cfilter; wherein, the one-way slope control module is provided with 2 N +2 M Control signal output ends, wherein each output end is respectively connected with 2 input ends of the corresponding 1 current rudder unit; one output end of each current steering unit is connected with a resistor Rdummy and then grounded, and the other output end of each current steering unit is connected with a slope reference voltage output point Vout; a ramp reference voltage output point Vout is respectively connected with a resistor Rload and a capacitor Cfilter in parallel; the signal implementing the step form is filtered to generate a ramp.
In the above high-speed high-precision slope generating module for a CMOS image sensor, the current steering unit includes a MOS transistor M1, a MOS transistor M2, a MOS transistor M3, a MOS transistor M4, and an inverter INV;
the source electrode of the MOS tube M1 is connected with a power supply; the drain electrode of the MOS tube M1 is connected with the source electrode of the MOS tube M2; the grid electrode of the MOS tube M1 is connected with a first bias voltage V1; the drain electrode of the MOS tube M2 is respectively connected with the source electrode of the MOS tube M3 and the source electrode of the MOS tube M4; the grid electrode of the MOS tube M2 is connected with a second bias voltage V2; the grid electrode of the MOS tube M3 is connected with the corresponding control signal output end of the unidirectional slope control module; the drain electrode of the MOS tube M3 is connected with a ramp reference voltage output point Vout; the drain electrode of the MOS tube M4 is connected with a resistor Rdummy; the grid electrode of the MOS tube M4 is connected with the output end of the inverter INV; the input end of the inverter INV is connected with the control signal output end.
In the high-speed high-precision slope generation module for the CMOS image sensor, each control signal output end of the unidirectional slope control module outputs 2 control signals, which are respectively output to the gate of the MOS transistor M3 in the corresponding current steering unit and the input end of the inverter INV.
A high-speed high-precision ramp generation module for CMOS image sensor comprises 2 N +2 M Current rudderThe circuit comprises a unit, a one-way slope control module, a resistor Rload and a capacitor Cfilter; wherein, the one-way slope control module is provided with 2 N +2 M Each output end is respectively connected with 2 input ends of the corresponding 1 current rudder unit; the output end of each current steering unit is connected with a ramp reference voltage output point Vout; a ramp reference voltage output point Vout is respectively connected with a resistor Rload and a capacitor Cfilter in parallel; the signal implementing the step form is filtered to generate a ramp.
In the high-speed high-precision slope generating module for the CMOS image sensor, the current steering unit includes an MOS transistor M1, an MOS transistor M2, and an MOS transistor M3;
the source electrode of the MOS tube M1 is connected with a power supply; the drain electrode of the MOS tube M1 is connected with the source electrode of the MOS tube M2; the grid electrode of the MOS tube M1 is connected with a first bias voltage V1; the drain electrode of the MOS tube M2 is connected with the source electrode of the MOS tube M3; the grid electrode of the MOS tube M2 is connected with a second bias voltage V2; the drain electrode of the MOS tube M3 is connected with a ramp reference voltage output point Vout; and the grid electrode of the MOS tube M3 is connected with the corresponding control signal output end of the unidirectional slope control module.
In the above high-speed high-precision ramp generating module for a CMOS image sensor, the unidirectional ramp control module is a shift register; unidirectional slope control module is composed of 2 N +2 M The D flip-flops are connected in series.
In the high-speed high-precision ramp generation module for the CMOS image sensor, the D trigger is provided with an input end D, a clock input end Clk, a RESET control end RESET and an output end Q; the input end D is connected with an external control input signal; the output end Q is connected with the input end D of the next D trigger; the clock input end Clk is connected with an external clock signal; and a reset control end RESE is connected to the reset bus.
In the high-speed high-precision ramp generation module for the CMOS image sensor, the output end Q of each D flip-flop outputs a control signal to a corresponding current steering unit.
In the high-speed high-precision ramp generating module for a CMOS image sensor, the upward ramp control method of the ramp generating module is:
before the time t1, the unidirectional slope control module is in a reset state; at the moment, the state flag of each control signal output end is 1;
in the time from t1 to t2, the unidirectional slope control module is changed into a working state from resetting; the state mark of each control signal output end is changed from 1 to 0 in sequence; the ramp reference voltage output point Vout becomes an upward ramp;
the downward slope control method of the slope generation module comprises the following steps:
before the time t1, the unidirectional slope control module is in a reset state; at this time, the state flag of each control signal output end is 0;
in the time from t1 to t2, the unidirectional slope control module is changed into a working state from resetting; the state flags of the output ends of the control signals are sequentially changed from 0 to 1; the ramp reference voltage output point Vout becomes a downward ramp.
In the high-speed high-precision ramp generating module for the CMOS image sensor, the slope of the upward ramp or the downward ramp is not changed, and the height of the upward ramp or the downward ramp is controlled by controlling the time from t1 to t 2.
Compared with the prior art, the invention has the beneficial effects that:
(1) The invention provides a ramp voltage generating circuit suitable for a high-speed and high-precision large-array CMOS image sensor, which can eliminate the burr glitch voltage of an output point, further improve the noise, differential nonlinearity and integral nonlinearity of an integral reading circuit, and reduce the ramp deviation among different chips;
(2) The invention provides two circuit implementation modes, which can realize slope voltage, the basic unit respectively adopts a current rudder and a one-way current source structure, the control structure adopts a shift register mode, and for Nbit low-range slopes, the control signal is 2 in total N For (N + M) bit high range ramp, the control signal is 2 N +2 M A plurality of;
(3) The invention adopts an output point filtering mode, and can generate slope reference voltages of (N + 1) to (N + 4) bits by filtering the output of the Nbit precision DAC architecture, namely the final slope precision can be improved by 1-4 bits compared with the precision of the DAC architecture.
Drawings
Fig. 1 is a schematic diagram of a ramp circuit structure of a current steering unit according to a first embodiment of the present invention;
fig. 2 is a schematic diagram of a ramp circuit structure of a second current steering unit according to the present invention;
FIG. 3 is a schematic diagram of a unidirectional ramp control module according to the present invention;
fig. 4 is a schematic diagram illustrating a control method of the ramp voltage generated by the present invention.
Detailed Description
The invention is further illustrated by the following examples.
The invention provides a high-speed high-precision slope generation module for a CMOS image sensor, which can eliminate the burr glitch voltage of an output point, further improve the noise, differential nonlinearity and integral nonlinearity of an integral reading circuit, and reduce the slope deviation between different chips.
A high-speed high-precision ramp generation module for CMOS image sensor, as shown in FIG. 1, comprises 2 N +2 M The current steering unit, the unidirectional slope control module, the resistor Rload, the resistor Rdummy and the capacitor Cfilter; wherein, the one-way slope control module is provided with 2 N +2 M Control signal output ends, wherein each output end is respectively connected with 2 input ends of the corresponding 1 current rudder unit; one output end of each current steering unit is connected with a resistor Rdummy and then grounded, and the other output end of each current steering unit is connected with a slope reference voltage output point Vout; a ramp reference voltage output point Vout is respectively connected with a resistor Rload and a capacitor Cfilter in parallel; the signal implementing the step form is filtered to generate a ramp.
The current rudder unit comprises an MOS tube M1, an MOS tube M2, an MOS tube M3, an MOS tube M4 and an inverter INV; the source electrode of the MOS tube M1 is connected with a power supply; the drain electrode of the MOS tube M1 is connected with the source electrode of the MOS tube M2; the grid electrode of the MOS tube M1 is connected with a first bias voltage V1; the drain electrode of the MOS tube M2 is respectively connected with the source electrode of the MOS tube M3 and the source electrode of the MOS tube M4; the grid electrode of the MOS tube M2 is connected with a second bias voltage V2; the grid electrode of the MOS tube M3 is connected with the corresponding control signal output end of the unidirectional slope control module; the drain electrode of the MOS tube M3 is connected with a ramp reference voltage output point Vout; the drain electrode of the MOS tube M4 is connected with a resistor Rdummy; the grid electrode of the MOS tube M4 is connected with the output end of the inverter INV; the input end of the inverter INV is connected with the control signal output end.
Each control signal output end of the unidirectional slope control module outputs 2 control signals which are respectively output to the grid of the MOS transistor M3 in the corresponding current steering unit and the input end of the inverter INV.
Another design of the high-speed high-precision ramp generation module is shown in FIG. 2, which comprises 2 N +2 M The current steering unit, the unidirectional slope control module, the resistor Rload and the capacitor Cfilter; wherein, the one-way slope control module is provided with 2 N +2 M Control signal output ends, wherein each output end is respectively connected with 2 input ends of the corresponding 1 current rudder unit; the output end of each current steering unit is connected with a ramp reference voltage output point Vout; a ramp reference voltage output point Vout is respectively connected with a resistor Rload and a capacitor Cfilter in parallel; the signal implementing the step form is filtered to generate a ramp.
The current steering unit comprises an MOS tube M1, an MOS tube M2 and an MOS tube M3; the source electrode of the MOS tube M1 is connected with a power supply; the drain electrode of the MOS tube M1 is connected with the source electrode of the MOS tube M2; the grid electrode of the MOS tube M1 is connected with a first bias voltage V1; the drain electrode of the MOS tube M2 is connected with the source electrode of the MOS tube M3; the grid electrode of the MOS tube M2 is connected with a second bias voltage V2; the drain electrode of the MOS tube M3 is connected with a ramp reference voltage output point Vout; and the grid electrode of the MOS tube M3 is connected with the corresponding control signal output end of the unidirectional slope control module.
The unidirectional slope control modules in the circuit form in the above 2 are all shift registers. As shown in fig. 3, the unidirectional slope control module is composed of 2 N +2 M And the D flip-flops are connected in series.
The D trigger is provided with an input end D, a clock input end Clk, a RESET control end RESET and an output end Q; the input end D is connected with an external control input signal; the output end Q is connected with the input end D of the next D trigger; the clock input end Clk is connected with an external clock signal; and a reset control end RESE is connected to the reset bus.
And the output end Q of each D trigger outputs a control signal to the corresponding current steering unit.
As shown in fig. 4, the upward slope control method of the slope generation module is as follows:
before the time t1, the one-way slope control module is in a reset state; at this time, the status flag of each control signal output end is 1;
in the time from t1 to t2, the unidirectional slope control module is changed into a working state from resetting; the state mark of each control signal output end is changed from 1 to 0 in sequence; the ramp reference voltage output point Vout becomes an upward ramp;
as shown in fig. 4, the downward slope control method of the slope generation module is as follows:
before the time t1, the one-way slope control module is in a reset state; at this time, the state flag of each control signal output end is 0;
in the time from t1 to t2, the unidirectional slope control module is changed into a working state from resetting; the state mark of each control signal output end is changed from 0 to 1 in sequence; the ramp reference voltage output point Vout becomes a downward ramp.
The slope of the upward slope or the downward slope is unchanged, and the height of the upward slope or the downward slope is controlled by controlling the time from t1 to t 2.
As shown in fig. 1, the binary control code and thermometer code, the control signals of which are connected to the current steering unit structure
Figure BDA0003946981680000061
Up and/or>
Figure BDA0003946981680000063
And &>
Figure BDA0003946981680000062
Are in an inverse relationship.
For the (M + N) bit current rudder architecture, the current rudder architecture consists of high (2N + 2M) current rudder units, the unit current rudder structure takes a first group as an example and consists of M1, M2, M3 and M4, wherein M1 and M2 are connected in series to form a cascode structure, and M3 and M4 form an inverting switch pair. V1 and V2 are connected to a bias voltage. The two outputs of all the current steering units are respectively connected together to form two output nodes, and the two output nodes are respectively connected with two resistors Rload and Rdummy. And Vout serving as a ramp reference voltage output point is connected with a capacitor Cfilter in parallel, and the signal in the form of a step is filtered to generate a ramp.
Unidirectional slope control module with control signals D1, D2, \ 8230and D (2N + 2M) respectively connected to current steering unit structure
Figure BDA0003946981680000071
C, removing; meanwhile, control signals D1, D2, \8230andD (2N + 2M) are also respectively connected to inverters INV1, INV2, \8230andINV (2) N +2 M ) On the input port of (a); INV1, INV2, and 8230INV 2 N +2 M ) Are respectively connected to
Figure BDA0003946981680000072
The above step (1); />
Figure BDA0003946981680000073
And/or>
Figure BDA0003946981680000074
In an inverse relationship.
As shown in FIG. 2, for the (M + N) bit current source architecture, the current is controlled by high (2) N +2 M ) The unit current source structure takes a first group as an example and consists of M1, M2 and M3, wherein the M1 and the M2 are connected in series to form a cascode structure, and the M3 forms a switch. V1 and V2 are connected to a bias voltage. The outputs of all the current source units are connected together and form an output node, and the output node is connected with a resistor Rload. And Vout serving as a ramp reference voltage output point is connected with a capacitor Cfilter in parallel, and the signal in the form of a step is filtered to generate a ramp.
Unidirectional slope control module for controlling signals D1, D2, \8230andD (2) N +2 M ) Respectively connected to current source cell structures
Figure BDA0003946981680000075
The above.
As shown in FIG. 3, the shift register is touched by DThe trigger unit is formed by connecting in series, and the trigger at least comprises an input end D, a clock input end Clk, a RESET control end RESET and an output end Q; the input D of the first D trigger is connected with an external control input signal, the output Q of the first trigger is connected to the input end D of the second trigger, and the output Q of the second trigger is connected to the input end D of the third trigger, so that the serial connection of the N + M D triggers is completed; the Clk of all the triggers are connected to an input clock; the RESET of all the triggers are connected to a bus; the output end Q of each trigger is respectively the output D1, D2, \ 8230and D (2) of the control module N +2 M )。
As shown in fig. 4, vout is the output Vout of fig. 1 or fig. 2, the clock is the clock Clk input of the unidirectional ramp control module, the control input is the control input of the unidirectional ramp control module, the reset is the reset of the unidirectional ramp control module,
Figure BDA0003946981680000076
is ^ based on FIG. 1 or FIG. 2>
Figure BDA0003946981680000077
Figure BDA0003946981680000078
The operation in fig. 4 (1) is explained as follows:
before S11 and t1, the unidirectional slope control module is controlled by 'reset' to be in a reset state,
Figure BDA0003946981680000081
Figure BDA0003946981680000082
keeping the total 1;
s12, t1-t2, the unidirectional slope control module is changed from reset to working state,
Figure BDA0003946981680000083
changed as in Table 1>
Figure BDA0003946981680000084
Keeping the same; the output Vout appears as an Nbit ramp up;
s13, t2-t3, the unidirectional slope control module is controlled by reset to enter a reset state again,
Figure BDA0003946981680000085
Figure BDA0003946981680000086
keeping to be all 1;
and S14, t3-t5, the unidirectional slope control module is changed into a working state from resetting. Wherein the ratio of t3 to t4,
Figure BDA0003946981680000087
Figure BDA0003946981680000088
changed as in Table 2>
Figure BDA0003946981680000089
Keeping the same; wherein t4-t 5->
Figure BDA00039469816800000810
Figure BDA00039469816800000811
Remains unchanged and is taken out>
Figure BDA00039469816800000812
Varied in the manner shown in table 3. The output Vout appears as an (N + M) bit ramp up;
after S15 and t5, the unidirectional slope control module is controlled by reset to enter a reset state again,
Figure BDA00039469816800000813
Figure BDA00039469816800000814
remaining at all 1's.
The operation in fig. 4 (2) is explained as follows:
before the time S21 and t1, the unidirectional slope control module is controlled by 'reset' to be in a reset state,
Figure BDA00039469816800000815
Figure BDA00039469816800000816
keeping to all 0 s;
s22, t1-t2, the unidirectional slope control module is changed from reset to working state,
Figure BDA00039469816800000817
changed as in table 4, based on>
Figure BDA00039469816800000818
Keeping the same; the output Vout appears as a Nbit down ramp;
s23, t2-t3, the unidirectional slope control module is controlled by reset to enter a reset state again,
Figure BDA00039469816800000819
Figure BDA00039469816800000820
keeping to all 0 s;
and S24, t3-t5, the unidirectional slope control module is changed into a working state from resetting. Wherein the ratio of t3 to t4,
Figure BDA00039469816800000821
Figure BDA00039469816800000822
changed as in table 5, based on>
Figure BDA00039469816800000823
Keeping the same; wherein the ratio of t4 to t5,
Figure BDA00039469816800000824
remains unchanged and is taken out>
Figure BDA00039469816800000825
Varied in the manner shown in table 6. The output Vout appears as an (N + M) bit down ramp;
after S25 and t5, the unidirectional slope control module is controlled by reset to enter a reset state again,
Figure BDA00039469816800000826
Figure BDA0003946981680000095
remaining at all 0 s.
TABLE 1 Shift register output during t1-t2 in FIG. 4 (1)
Figure BDA0003946981680000091
TABLE 2 Shift register output during time t3-t4 in FIG. 4 (1)
Figure BDA0003946981680000092
TABLE 3 Shift register output at time t4-t5 in FIG. 4 (1)
Figure BDA0003946981680000093
TABLE 4 Shift register output during t1-t2 in FIG. 4 (2)
Figure BDA0003946981680000094
/>
TABLE 5 Shift register output during time t3-t4 in FIG. 4 (2)
Figure BDA0003946981680000101
TABLE 6 Shift register output during time t4-t5 in FIG. 4 (2)
Figure BDA0003946981680000102
Although the present invention has been described with reference to the preferred embodiments, it is not intended to limit the present invention, and those skilled in the art can make possible variations and modifications of the present invention using the method and the technical contents disclosed above without departing from the spirit and scope of the present invention, and therefore, any simple modifications, equivalent changes and modifications made to the above embodiments according to the technical essence of the present invention are all within the scope of the present invention.

Claims (10)

1. A high-speed high-precision ramp generating module for a CMOS image sensor, characterized by: comprises 2 N +2 M The device comprises a current steering unit, a unidirectional slope control module, a resistor Rload, a resistor Rdummy and a capacitor Cfilter; wherein, the one-way slope control module is provided with 2 N +2 M Control signal output ends, wherein each output end is respectively connected with 2 input ends of the corresponding 1 current rudder unit; one output end of each current steering unit is connected with the resistor Rdummy and then grounded, and the other output end of each current steering unit is connected with a ramp reference voltage output point Vout; a ramp reference voltage output point Vout is respectively connected with a resistor Rload and a capacitor Cfilter in parallel; the signal implementing the step form is filtered to generate a ramp.
2. The high-speed high-precision ramp generation module for the CMOS image sensor as claimed in claim 1, wherein: the current steering unit comprises an MOS tube M1, an MOS tube M2, an MOS tube M3, an MOS tube M4 and an inverter INV;
the source electrode of the MOS tube M1 is connected with a power supply; the drain electrode of the MOS tube M1 is connected with the source electrode of the MOS tube M2; the grid electrode of the MOS tube M1 is connected with a first bias voltage V1; the drain electrode of the MOS tube M2 is respectively connected with the source electrode of the MOS tube M3 and the source electrode of the MOS tube M4; the grid electrode of the MOS tube M2 is connected with a second bias voltage V2; the grid electrode of the MOS tube M3 is connected with the corresponding control signal output end of the unidirectional slope control module; the drain electrode of the MOS tube M3 is connected with a ramp reference voltage output point Vout; the drain electrode of the MOS tube M4 is connected with a resistor Rdummy; the grid electrode of the MOS tube M4 is connected with the output end of the inverter INV; the input end of the inverter INV is connected with the control signal output end.
3. The high-speed high-precision ramp generation module for the CMOS image sensor as claimed in claim 1, wherein: each control signal output end of the unidirectional slope control module outputs 2 control signals which are respectively output to the grid of the MOS transistor M3 in the corresponding current steering unit and the input end of the inverter INV.
4. A high-speed, high-precision ramp generating module for a CMOS image sensor, characterized by: comprises 2 N +2 M The current steering unit, the unidirectional slope control module, the resistor Rload and the capacitor Cfilter; wherein, the one-way slope control module is provided with 2 N +2 M Each output end is respectively connected with 2 input ends of the corresponding 1 current rudder unit; the output end of each current steering unit is connected with a ramp reference voltage output point Vout; a ramp reference voltage output point Vout is respectively connected with a resistor Rload and a capacitor Cfilter in parallel; the signal implementing the step form is filtered to generate a ramp.
5. The high-speed high-precision ramp generation module for the CMOS image sensor according to claim 4, wherein: the current rudder unit comprises an MOS tube M1, an MOS tube M2 and an MOS tube M3;
the source electrode of the MOS tube M1 is connected with a power supply; the drain electrode of the MOS tube M1 is connected with the source electrode of the MOS tube M2; the grid electrode of the MOS tube M1 is connected with a first bias voltage V1; the drain electrode of the MOS tube M2 is connected with the source electrode of the MOS tube M3; the grid electrode of the MOS tube M2 is connected with a second bias voltage V2; the drain electrode of the MOS tube M3 is connected with a ramp reference voltage output point Vout; and the grid electrode of the MOS tube M3 is connected with the corresponding control signal output end of the unidirectional slope control module.
6. The high-speed high-precision ramp generation module for the CMOS image sensor according to one of claims 1 or 4, wherein: the unidirectional slope control module is a shift register; unidirectional slope control module is composed of 2 N +2 M The D flip-flops are connected in series.
7. The high-speed high-precision ramp generation module for the CMOS image sensor as claimed in claim 6, wherein: the D trigger is provided with an input end D, a clock input end Clk, a RESET control end RESET and an output end Q; the input end D is connected with an external control input signal; the output end Q is connected with the input end D of the next D trigger; the clock input end Clk is connected with an external clock signal; and a reset control end RESE is connected to the reset bus.
8. The high-speed high-precision ramp generating module for the CMOS image sensor according to claim 7, wherein: and the output end Q of each D trigger outputs a control signal to the corresponding current steering unit.
9. The high-speed high-precision ramp generation module for the CMOS image sensor according to one of claims 1 or 4, wherein: the upward slope control method of the slope generation module comprises the following steps:
before the time t1, the one-way slope control module is in a reset state; at the moment, the state flag of each control signal output end is 1;
in the time from t1 to t2, the unidirectional slope control module is changed into a working state from resetting; the state mark of each control signal output end is changed from 1 to 0 in sequence; the ramp reference voltage output point Vout becomes an upward ramp;
the downward slope control method of the slope generation module comprises the following steps:
before the time t1, the one-way slope control module is in a reset state; at this time, the state flag of each control signal output end is 0;
in the time from t1 to t2, the unidirectional slope control module is changed into a working state from resetting; the state mark of each control signal output end is changed from 0 to 1 in sequence; the ramp reference voltage output point Vout becomes a downward ramp.
10. The high-speed high-precision ramp generation module for the CMOS image sensor according to claim 9, wherein: the slope of the upward slope or the downward slope is unchanged, and the height of the upward slope or the downward slope is controlled by controlling the time from t1 to t 2.
CN202211436544.3A 2022-11-16 2022-11-16 High-speed high-precision slope generation module for CMOS image sensor Pending CN115955613A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211436544.3A CN115955613A (en) 2022-11-16 2022-11-16 High-speed high-precision slope generation module for CMOS image sensor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211436544.3A CN115955613A (en) 2022-11-16 2022-11-16 High-speed high-precision slope generation module for CMOS image sensor

Publications (1)

Publication Number Publication Date
CN115955613A true CN115955613A (en) 2023-04-11

Family

ID=87288120

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211436544.3A Pending CN115955613A (en) 2022-11-16 2022-11-16 High-speed high-precision slope generation module for CMOS image sensor

Country Status (1)

Country Link
CN (1) CN115955613A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117713835A (en) * 2024-02-05 2024-03-15 安徽大学 Two-step column-level low-noise CIS analog-to-digital converter and CIS chip

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117713835A (en) * 2024-02-05 2024-03-15 安徽大学 Two-step column-level low-noise CIS analog-to-digital converter and CIS chip
CN117713835B (en) * 2024-02-05 2024-04-26 安徽大学 Two-step column-level low-noise CIS analog-to-digital converter and CIS chip

Similar Documents

Publication Publication Date Title
CN108574489B (en) Comparator and successive approximation type analog-digital converter
CN108270420B (en) Comparator and successive approximation type analog-digital converter
CN115955613A (en) High-speed high-precision slope generation module for CMOS image sensor
US8339158B2 (en) High speed dynamic comparative latch
CN111431532A (en) Wide-output-range high-precision integrator
CN113193870A (en) SAR ADC with low power consumption and low layout area
CN102045044B (en) Comparator and A/D converter
CN114095027A (en) Asynchronous successive approximation type analog-to-digital converter device with low voltage and low power consumption
US10461763B2 (en) Double data rate time interpolating quantizer with reduced kickback noise
CN111371417B (en) Integrator circuit, working time sequence control method thereof and electronic device
CN111585518B (en) High-speed low-power-consumption differential dynamic operational amplifier applicable to noise shaping structure ADC
CN106788345B (en) Ramp signal generator using resistance structure
JPH08335881A (en) Complementary current source circuit
CN109586694B (en) High-speed low-power-consumption comparator circuit
JP2006148910A (en) Latch, flip-flop, and relevant method
US6831586B2 (en) Comparator circuit and method of operating a comparator circuit
JP6240374B2 (en) Semiconductor device
CN214756299U (en) 12-bit differential SAR ADC
CN111565045B (en) Comparator and analog-to-digital converter
CN111865305A (en) Frequency-adjustable ring oscillator with level conversion
CN112104354B (en) Voltage frequency converter circuit, method and chip based on unipolar transistor
CN114826271B (en) High-speed dynamic parallel logic circuit applied to SAR ADC
CN111355907B (en) Column-level ADC (analog to digital converter) for CMOS (complementary metal oxide semiconductor) image sensor and implementation method thereof
CN113507265B (en) High-speed high-gain VCO circuit based on multi-path asymmetric input inverter
US20230291415A1 (en) Data register unit, sar adc and electronic device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB03 Change of inventor or designer information

Inventor after: Han Liqiang

Inventor after: Zhang Ruimeng

Inventor after: Wang Gengyun

Inventor after: Zhang Xu

Inventor after: Yao Yao

Inventor after: Wu Songbo

Inventor after: Cheng Ganlin

Inventor after: Dai Liqun

Inventor after: Bu Hongbo

Inventor after: Sun Qiyang

Inventor before: Han Qiang

Inventor before: Zhang Ruimeng

Inventor before: Wang Gengyun

Inventor before: Zhang Xu

Inventor before: Yao Yao

Inventor before: Wu Songbo

Inventor before: Cheng Ganlin

Inventor before: Dai Liqun

Inventor before: Bu Hongbo

Inventor before: Sun Qiyang

CB03 Change of inventor or designer information