CN115698964A - 缓存系统、方法和芯片 - Google Patents

缓存系统、方法和芯片 Download PDF

Info

Publication number
CN115698964A
CN115698964A CN202080101477.2A CN202080101477A CN115698964A CN 115698964 A CN115698964 A CN 115698964A CN 202080101477 A CN202080101477 A CN 202080101477A CN 115698964 A CN115698964 A CN 115698964A
Authority
CN
China
Prior art keywords
cache
data
page
information
index information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202080101477.2A
Other languages
English (en)
Inventor
张乾龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN115698964A publication Critical patent/CN115698964A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

本申请实施例提供了一种缓存系统、方法和芯片，该缓存系统包括：缓存，缓存用于保存来自内存中的数据，缓存还保存有索引信息，索引信息用于索引所述缓存中所保存的数据；索引信息包括位置信息，位置信息用于指示缓存中用于保存索引信息所能索引到的数据在缓存中的位置。从而可以使得缓存中的页面保存的数据和索引页面中保存的数据的索引信息之间的存储位置解绑，提高缓存进行数据存储的灵活性，有利于提高缓存空间的利用率。

Description

PCT国内申请，说明书已公开。

Claims (14)

  1. PCT国内申请，权利要求书已公开。
CN202080101477.2A 2020-07-30 2020-07-30 缓存系统、方法和芯片 Pending CN115698964A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2020/105695 WO2022021177A1 (zh) 2020-07-30 2020-07-30 缓存系统、方法和芯片

Publications (1)

Publication Number Publication Date
CN115698964A true CN115698964A (zh) 2023-02-03

Family

ID=80037012

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202080101477.2A Pending CN115698964A (zh) 2020-07-30 2020-07-30 缓存系统、方法和芯片

Country Status (2)

Country Link
CN (1) CN115698964A (zh)
WO (1) WO2022021177A1 (zh)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7822926B2 (en) * 2007-04-16 2010-10-26 Arm Limited Cache memory
CN101478567B (zh) * 2009-01-09 2011-09-21 南京联创科技集团股份有限公司 基于网格划分的内存管理方法
CN107291630B (zh) * 2016-03-30 2020-08-25 华为技术有限公司 一种高速缓冲存储器处理方法及装置
CN109582214B (zh) * 2017-09-29 2020-04-28 华为技术有限公司 数据访问方法以及计算机系统

Also Published As

Publication number Publication date
WO2022021177A1 (zh) 2022-02-03

Similar Documents

Publication Publication Date Title
US6505287B2 (en) Virtual channel memory access controlling circuit
CN109582214B (zh) 数据访问方法以及计算机系统
JP3323212B2 (ja) データプレフェッチの方法およびその装置
CN107818052B (zh) 内存访问方法及装置
US9317448B2 (en) Methods and apparatus related to data processors and caches incorporated in data processors
US20170242794A1 (en) Associative and atomic write-back caching system and method for storage subsystem
EP0706133A2 (en) Method and system for concurrent access in a data cache array utilizing multiple match line selection paths
KR20180108513A (ko) 역방향 캐시 테이블을 이용한 하드웨어 기반 맵 가속
JP2002536716A (ja) 仮想メモリシステムにおけるメモリアクセスの改善技術
WO2018090255A1 (zh) 内存访问技术
CN109416656B (zh) 混合存储器模块
EP0708404A2 (en) Interleaved data cache array having multiple content addressable fields per cache line
WO2018057129A1 (en) Multi-level system memory having near memory space capable of behaving as near memory cache or fast addressable system memory depending on system state
US11126573B1 (en) Systems and methods for managing variable size load units
US20210056030A1 (en) Multi-level system memory with near memory capable of storing compressed cache lines
CN115168248B (zh) 支持simt架构的高速缓冲存储器及相应处理器
CN115168247A (zh) 用于并行处理器中动态共享存储空间的方法及相应处理器
US7328311B2 (en) Memory controller controlling cashed DRAM
JPH11288386A (ja) コンピュータシステム
CN110537172B (zh) 混合存储器模块
US10366008B2 (en) Tag and data organization in large memory caches
CN115698964A (zh) 缓存系统、方法和芯片
CN115668156A (zh) 缓存系统、方法和芯片
JPS5918786B2 (ja) 階層構成メモリ・システム
EP4116829A1 (en) Systems and methods for managing variable size load units

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination