CN115639646A - A silicon optical chip end-face coupler and its output control method - Google Patents
A silicon optical chip end-face coupler and its output control method Download PDFInfo
- Publication number
- CN115639646A CN115639646A CN202211326267.0A CN202211326267A CN115639646A CN 115639646 A CN115639646 A CN 115639646A CN 202211326267 A CN202211326267 A CN 202211326267A CN 115639646 A CN115639646 A CN 115639646A
- Authority
- CN
- China
- Prior art keywords
- waveguide
- output
- face coupler
- face
- input unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 43
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 43
- 239000010703 silicon Substances 0.000 title claims abstract description 43
- 230000003287 optical effect Effects 0.000 title claims abstract description 34
- 238000000034 method Methods 0.000 title claims abstract description 21
- 230000005540 biological transmission Effects 0.000 claims abstract description 23
- 238000006243 chemical reaction Methods 0.000 claims description 6
- 230000001186 cumulative effect Effects 0.000 claims description 5
- 239000000758 substrate Substances 0.000 claims description 2
- 238000003780 insertion Methods 0.000 abstract description 19
- 230000037431 insertion Effects 0.000 abstract description 19
- 238000010586 diagram Methods 0.000 description 8
- 230000008878 coupling Effects 0.000 description 5
- 238000010168 coupling process Methods 0.000 description 5
- 238000005859 coupling reaction Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 238000004088 simulation Methods 0.000 description 3
- 238000010521 absorption reaction Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000009812 interlayer coupling reaction Methods 0.000 description 1
- 230000002427 irreversible effect Effects 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Landscapes
- Optical Integrated Circuits (AREA)
Abstract
Description
技术领域technical field
本发明涉及硅光集成芯片技术领域,尤其涉及一种硅光芯片端面耦合器及其输出控制方法。The invention relates to the technical field of silicon photonic integrated chips, in particular to a silicon photonic chip end face coupler and an output control method thereof.
背景技术Background technique
端面耦合器的性能直接影响硅光芯片与外接光源之间的耦合效率。目前端面耦合器所使用的硅波导在通信波段内具有较强的二阶非线性光学效应,随着入射光源功率的增大,这些非线性光学效应增强,导致硅波导损耗增大,引起端面耦合器插损劣化,若进一步增大输入的光功率,甚至会导致硅波导产生不可逆的损坏。The performance of the end face coupler directly affects the coupling efficiency between the silicon photonics chip and the external light source. At present, the silicon waveguide used in the end-face coupler has strong second-order nonlinear optical effects in the communication band. As the power of the incident light source increases, these nonlinear optical effects increase, resulting in an increase in the loss of the silicon waveguide, causing end-face coupling. If the input optical power is further increased, it may even cause irreversible damage to the silicon waveguide.
发明内容Contents of the invention
有鉴于此,本发明提供一种硅光芯片端面耦合器及其输出控制方法,以解决目前传统的端面耦合器承受输入光功率有限,进而局限硅光芯片应用场景的技术问题。In view of this, the present invention provides a silicon photonic chip end face coupler and its output control method to solve the technical problem that the current traditional end face coupler has limited input optical power, which further limits the application scenarios of silicon photonic chips.
为了对披露的实施例的一些方面有一个基本的理解,下面给出了简单的概括。该概括部分不是泛泛评述,也不是要确定关键/重要组成元素或描绘这些实施例的保护范围。其唯一目的是用简单的形式呈现一些概念,以此作为后面的详细说明的序言。In order to provide a basic understanding of some aspects of the disclosed embodiments, a brief summary is presented below. This summary is not an overview, nor is it intended to identify key/critical elements or delineate the scope of these embodiments. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is presented later.
本发明采用如下技术方案:The present invention adopts following technical scheme:
本发明提供一种硅光芯片端面耦合器,包括:用于光源模斑转换的输入单元,且所述输入单元包括:两个并列设置且相互对称的倒锥形波导。The present invention provides a silicon optical chip end-face coupler, comprising: an input unit used for light source mode spot conversion, and the input unit comprises: two inverted tapered waveguides arranged side by side and symmetrical to each other.
在一实施例中,所述输入单元还包括:两个相平行的前端波导;所述前端波导设置于所述倒锥形波导面向光源的一端。In an embodiment, the input unit further includes: two parallel front-end waveguides; the front-end waveguides are arranged at one end of the inverted tapered waveguide facing the light source.
在一实施例中,所述输入单元对衬底进行刻蚀以形成深沟槽。In one embodiment, the input unit etches the substrate to form deep trenches.
在一实施例中,所述倒锥形波导的尖端宽度为60-180nm,且两个所述倒锥形波导的尖端的间距与光源模斑相匹配。In one embodiment, the width of the tips of the inverted tapered waveguides is 60-180 nm, and the distance between the tips of the two inverted tapered waveguides matches the pattern spot of the light source.
在一实施例中,所述的一种硅光芯片端面耦合器,还包括:传输波导及输出波导;所述输入单元通过所述传输波导与所述输出波导连接。In an embodiment, the silicon photonic chip end-face coupler further includes: a transmission waveguide and an output waveguide; the input unit is connected to the output waveguide through the transmission waveguide.
在一实施例中,所述传输波导为直波导、S弯曲波导、欧拉曲线波导、圆弧曲线波导中的一种或几种。In an embodiment, the transmission waveguide is one or more of a straight waveguide, an S-bend waveguide, an Euler curve waveguide, and an arc-curve waveguide.
在一实施例中,所述的一种硅光芯片端面耦合器,还包括:分束模块,所述分束模块将所述输入单元输出的光分为若干束后经所述输出波导输出。In an embodiment, the silicon photonic chip end-face coupler further includes: a beam splitting module, the beam splitting module divides the light output by the input unit into several beams and then outputs it through the output waveguide.
在一实施例中,所述分束模块由若干呈多级次连接的功率分束单元组成;所述多级次连接是指,处于高级次的功率分束单元的输入端与处于低级次的功率分束单元的其中一个输出端通过所述传输波导连接。In one embodiment, the beam splitting module is composed of several power splitting units that are connected in multiple levels; One of the output ends of the power splitting unit is connected through the transmission waveguide.
本发明还提供一种硅光芯片端面耦合器的输出控制方法,应用于所述的硅光芯片端面耦合器,包括:The present invention also provides an output control method of a silicon photonic chip end-face coupler, which is applied to the silicon photonic chip end-face coupler, including:
光源通过端面耦合器的输入单元进行模斑转换;The light source performs mode spot conversion through the input unit of the end face coupler;
通过调节水平方向上光源中心线到端面耦合器中心线的距离,调整该端面耦合器输出端口的功分比,其中,所述端面耦合器的中心线为该输入单元中两个倒锥形波导的对称轴。By adjusting the distance from the centerline of the light source to the centerline of the end coupler in the horizontal direction, the power split ratio of the output port of the end coupler is adjusted, wherein the center line of the end coupler is the two inverted tapered waveguides in the input unit axis of symmetry.
在一实施例中,所述的一种硅光芯片端面耦合器的输出控制方法,还包括:当水平方向上光源中心线到端面耦合器中心线的距离不为0时,令设置于所述两个倒锥形波导前端的两个前端波导上传输的累计相位差满足π/2的整数倍,以使得所述端面耦合器各通道输出的光功率均等;其中,所述两个倒锥形波导的前端是指倒锥形波导面向光源的一端。In one embodiment, the method for controlling the output of a silicon photonic chip end-face coupler further includes: when the distance between the centerline of the light source and the centerline of the end-face coupler in the horizontal direction is not 0, setting the The cumulative phase difference transmitted on the two front-end waveguides at the front end of the two inverted tapered waveguides satisfies an integer multiple of π/2, so that the optical power output by each channel of the end coupler is equal; wherein, the two inverted tapered The front end of the waveguide refers to the end of the inverted tapered waveguide facing the light source.
本发明所带来的有益效果:The beneficial effects brought by the present invention:
1.输入单元中并列设置且相互对称的两个倒锥形波导进行分光,有效降低光波导内的光功率密度,不仅提高了端面耦合器的输入光功率承受上限,而且增大器件整体损耗的对准容差;1. Two inverted tapered waveguides arranged side by side and symmetrical to each other in the input unit split the light, effectively reducing the optical power density in the optical waveguide, which not only improves the upper limit of the input optical power of the end coupler, but also increases the overall loss of the device. alignment tolerance;
2.分束模块结合输入单元的结构设计,在减少输入光源个数的前提下,实现多端口输出,不仅简化了芯片上的光路,降低成本,而且提高系统可靠性;2. The beam splitting module combined with the structural design of the input unit realizes multi-port output on the premise of reducing the number of input light sources, which not only simplifies the optical path on the chip, reduces costs, but also improves system reliability;
3.本发明的结构设计与器件布置使得端面耦合器的性能显著提升,而且结构简单,基于现有硅光工艺平台,不用引入额外的工艺步骤就能实现大规模量产;3. The structural design and device arrangement of the present invention significantly improve the performance of the end face coupler, and the structure is simple. Based on the existing silicon photonics process platform, mass production can be achieved without introducing additional process steps;
4.在器件整体插损无明显劣化的情况下,通过控制水平方向上光源中心线到端面耦合器中心线的距离Δx,实现输出端口功分比在一定范围内变化的控制;4. In the case that the overall insertion loss of the device does not deteriorate significantly, by controlling the distance Δx from the centerline of the light source to the centerline of the end coupler in the horizontal direction, the control of the power split ratio of the output port within a certain range is realized;
5.可通过对输入单元进行设计的方式,在Δx有变化的情况下,实现多通道均衡输出。5. By designing the input unit, multi-channel balanced output can be realized when Δx changes.
附图说明Description of drawings
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其它的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present invention or the prior art, the following will briefly introduce the drawings that need to be used in the description of the embodiments or the prior art. Obviously, the accompanying drawings in the following description are only These are some embodiments of the present invention. Those skilled in the art can also obtain other drawings based on these drawings without creative work.
图1是本发明一种多输出端口的硅光芯片端面耦合器的结构框图;Fig. 1 is a structural block diagram of a silicon photonic chip end-face coupler with multiple output ports of the present invention;
图2是本发明一种两输出端口的硅光芯片端面耦合器的结构框图;Fig. 2 is a structural block diagram of a silicon photonic chip end-face coupler with two output ports of the present invention;
图3是本发明一种两输出端口的硅光芯片端面耦合器的光传输模场分布仿真示意图;Fig. 3 is a schematic diagram of simulation of optical transmission mode field distribution of a silicon optical chip end-face coupler with two output ports of the present invention;
图4是本发明一种四输出端口的硅光芯片端面耦合器的结构框图;Fig. 4 is a structural block diagram of a silicon photonic chip end-face coupler with four output ports of the present invention;
图5是本发明输入单元的结构侧视图;Fig. 5 is a structural side view of the input unit of the present invention;
图6是本发明功率分束单元的结构侧视图;Fig. 6 is a structural side view of the power splitting unit of the present invention;
图7是本发明功率分束单元的模场分布仿真示意图;Fig. 7 is a schematic diagram of the mode field distribution simulation of the power beam splitting unit of the present invention;
图8是不同结构的硅光芯片端面耦合器的插损随入射光功率的变化Figure 8 shows the variation of insertion loss with incident optical power of silicon photonic chip end face couplers with different structures
图9是当光源与输入单元耦合时,水平方向上光源中心线到端面耦合器中心线距离Δx的示意图;Fig. 9 is a schematic diagram of the distance Δx from the centerline of the light source to the centerline of the end coupler in the horizontal direction when the light source is coupled to the input unit;
图10是两输出端口的硅光芯片端面耦合器中,两个输出端口各自的插损及器件总插损随Δx的变化曲线图Figure 10 is a graph of the variation curve of the insertion loss of the two output ports and the total insertion loss of the device as a function of Δx in a silicon photonic chip end-face coupler with two output ports
图11是前端波导与倒锥形波导的位置示意图。Fig. 11 is a schematic diagram of the positions of the front-end waveguide and the inverted tapered waveguide.
具体实施方式Detailed ways
下面结合附图对本发明实施例进行详细描述。应当明确,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其它实施例,都属于本发明保护的范围。Embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings. It should be clear that the described embodiments are only some of the embodiments of the present invention, not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present invention.
在一些说明性的实施例中,如图1、2、4所示,本发明提供一种硅光芯片端面耦合器,包括:输入单元10、传输波导30、输出波导40、分束模块。In some illustrative embodiments, as shown in FIGS. 1 , 2 , and 4 , the present invention provides a silicon photonic chip end-face coupler, including: an
光源50通过输入单元10进行模斑转换,将光源高效地耦合到端面耦合器,其中,外接光源可由激光器直接输出,也可由与激光器连接的光纤输出。输入单元10包括:两个并列设置且相互对称的倒锥形波导101。The
倒锥形波导101具体是尖端极窄的缓变绝热倒锥形波导,倒锥形波导尖端处的波导宽度由光源模斑大小和工艺条件确定,具体为60-180nm,且两个倒锥形波导的尖端的间距与光源模斑相匹配,从而保证耦合效率。当输入光斑较大,譬如单模光纤输入(光斑直径在10.4um)时,如图5所示,需要对输入单元10的衬底进行刻蚀以形成深沟槽103,避免光功率泄露到衬底,增加端面耦合器的插损。The inverted
硅波导非线性吸收的强度由材料的非线性系数和光功率密度决定。本实施例中,输入单元10采用两个并列设置且相互对称的倒锥形波导101,随着光的传输,光源分成两个部分,分别耦合到两波导中,降低了每个波导内的光功率密度,从而降低硅波导非线性吸收强度,与传统的单端口输出端面耦合器相比,本发明可显著提高端面耦合器的耐受光功率。如图8所示,实线为传统端面耦合器的插损IL随入射光功率的变化,虚线为本发明两输出端口端面耦合器的插损IL随入射光功率的变化,由图8可看出,本发明的结构设计使得当入射光功率增加至较大数值时,依然可保持插损无太多变化,相比于传统端面耦合器本发明具有较高的光功率耐受度。The strength of the nonlinear absorption of the silicon waveguide is determined by the nonlinear coefficient of the material and the optical power density. In this embodiment, the
传统端面耦合器对于一个输入端口,往往只有一个输出端口,针对需要多路输出的场景,其中一种方式是在后续添加分束器结构进行分束,不仅增加光路复杂性,而且增大芯片面积;第二种方式是采用多路端面耦合器实现N端口输入N端口输出,但是这种方式需要匹配多个光源,增加了光芯片系统的复杂性,也增加了整个光模块的成本并且降低可靠性,无法保证性能的稳定性。Traditional end-face couplers often have only one output port for one input port. For scenarios that require multiple outputs, one of the ways is to add a beam splitter structure to split the beam, which not only increases the complexity of the optical path, but also increases the chip area. ; The second way is to use multi-channel end-face couplers to realize N-port input and N-port output, but this way needs to match multiple light sources, which increases the complexity of the optical chip system, also increases the cost of the entire optical module and reduces the reliability. performance, performance stability cannot be guaranteed.
为解决上述技术问题,本发明通过结构设计实现多端口输出,并且不增加光源数量。本实施例中,输入单元10采用两个并列设置且相互对称的倒锥形波导101,因此,输入单元10本身可实现一分二的分束功能。此时,如图2所示,输入单元10通过传输波导30,直接连接输出波导40,构成两输出端口的端面耦合器,两输出端口的端面耦合器的模场分布仿真示意图如图3所示。In order to solve the above technical problems, the present invention realizes multi-port output through structural design without increasing the number of light sources. In this embodiment, the
如图9所示,当实现方案为两输出端口的端面耦合器时,通过控制水平方向上光源中心线到端面耦合器中心线的距离Δx,在器件整体插损无明显劣化的情况下,实现两端口功分比在一定范围内变化的控制;其中,端面耦合器的中心线为该输入单元10中两个倒锥形波导101的对称轴。As shown in Figure 9, when the implementation scheme is an end coupler with two output ports, by controlling the distance Δx from the center line of the light source to the center line of the end coupler in the horizontal direction, the overall insertion loss of the device does not deteriorate significantly. The power division ratio of the two ports is controlled within a certain range; wherein, the center line of the end face coupler is the symmetry axis of the two inverted
当光源50与端面耦合器对接时,Δx发生变化时,两输出端口各自的插损会发生变化,但器件整体损耗在一定范围内没有很大的变化,如图10所示,Δx在-1.5um~+1.5um的范围内变化时,器件总体插损变化小于0.5dB。而传统的一个尖端的端面耦合器结构,Δx在-1.5um~+1.5um的范围内变化会引起器件总体插损1dB以上的变化。因此,本发明输入单元通过并列设置且相互对称的两个倒锥形波导的结构设计,不仅提高了端面耦合器的输入光功率承受上限,而且增大器件整体损耗的对准容差。When the
其中,在图10中,两条虚线分别为两输出端口端面耦合器的两个输出端插损IL随Δx的变化曲线,实线为器件总的插损IL随Δx的变化曲线。Among them, in Fig. 10, the two dotted lines are the variation curves of the insertion loss IL of the two output port end face couplers with Δx, respectively, and the solid line is the variation curve of the total insertion loss IL of the device with Δx.
对于确定结构参数的两输出端口的端面耦合器,有一个特定Δx0,使得两输出端口的插损一致,进而使得器件输出端口达到50:50的功分比。理想情况下,Δx0为0,即光源中心线对准端面耦合器端面中心线时,实现3dB分光,但由于实际工艺有制作误差,Δx0可能偏离0。当Δx不等于Δx0,两输出端口插损不再相等,则本发明的结构设计可实现通过控制Δx的大小,使得器件两输出端口的功分比在一定范围内变化。For the end-face coupler with two output ports whose structural parameters are determined, there is a specific Δx 0 that makes the insertion loss of the two output ports consistent, and then makes the output port of the device reach a power split ratio of 50:50. Ideally, Δx 0 is 0, that is, when the centerline of the light source is aligned with the centerline of the end face coupler, 3dB light splitting is achieved. However, due to manufacturing errors in the actual process, Δx 0 may deviate from 0. When Δx is not equal to Δx 0 and the insertion losses of the two output ports are no longer equal, the structural design of the present invention can realize the power division ratio of the two output ports of the device to change within a certain range by controlling the size of Δx.
当需要实现多通道输出时,利用分束模块将输入单元10输出的光分为若干束后经输出波导40输出。分束模块由若干呈多级次连接的功率分束单元20组成;其中,多级次连接是指,处于高级次的功率分束单元20的输入端与处于低级次的功率分束单元20的其中一个输出端通过传输波导30连接。具体的,可将功率分束单元20划分为若干个级次,较高级次的功率分束单元20的作用是将较低级次的功率分束单元20输出的光束再次进行分束,最终形成多通道输出。When multi-channel output is required, the light output by the
其中,位于最低级次的功率分束单元20通过传输波导30与输入单元10连接;位于最高级次的功率分束单元20通过传输波导30与输出波导40连接。如图4所示,当输入单元10连接传输波导30,传输波导30之后分别连接两个功率分束单元20,每个功率分束单元20再分别对应连接两个输出波导40,就能构成四输出端口的端面耦合器。以此类推,如图1所示,增加功率分束单元20的级联个数N(N为0或者正整数),就能实现端面耦合器具有2(N+1)的输出端口个数。Among them, the
当为多输出端口的硅光芯片端面耦合器时,也可通过控制Δx的大小,使得器件一部分输出端口以及另一部分输出端口的功分比在一定范围内变化,上述只是以两输出端口端面耦合器的为例进行说明。When it is a silicon photonic chip end-face coupler with multiple output ports, the power division ratio of one part of the output port and the other part of the output port of the device can also be changed within a certain range by controlling the size of Δx. The above is only based on the end-face coupling of two output ports device as an example.
本实施例通过上述结构设计,在减少输入光源个数的前提下,实现多端口输出,不仅简化了芯片上的光路,降低成本,而且提高芯片系统可靠性。而且,本实施例的结构设计与器件布置,可使得端面耦合器的性能得到显著提升,同时结构简单,基于现有硅光工艺平台,不用引入额外的工艺步骤就能实现大规模量产。Through the above structural design, this embodiment realizes multi-port output on the premise of reducing the number of input light sources, which not only simplifies the optical path on the chip, reduces the cost, but also improves the reliability of the chip system. Moreover, the structural design and device arrangement of this embodiment can significantly improve the performance of the end face coupler, and at the same time, the structure is simple. Based on the existing silicon photonics process platform, mass production can be achieved without introducing additional process steps.
其中,功率分束单元20基于模式耦合的原理,实现一分二的分束功能,如图6和图7所示,功率分束单元20采用完全对称的结构,制作简易,相比于常用的多模干涉器做分束,不需要考虑相位匹配问题,工艺容差更高。Among them, the
其中,传输波导30为直波导、S弯曲波导、欧拉曲线波导、圆弧曲线波导中的一种或几种,即传输波导30不局限于如图2所示的形状,可以是直波导、S弯曲波导、欧拉曲线波导、圆弧曲线波导以及它们之间的多种组合,只需满足单模传输条件和器件排布需求即可。Wherein, the
其中,还可通过设计输入单元10,在Δx有变化的情况下,实现多通道均衡输出。如图11所示,输入单元10还包括:两个相平行的前端波导102;前端波导102设置于倒锥形波导101面向光源50的一端。相比上文中提到的输入单元10,通过在倒锥形波导101的前端加入两个相互平行且宽度极窄的前端波导102,能使得结构实现Δx变化下多通道的均衡输出。当Δx=0时,由于结构的对称,器件能实现多通道均衡输出;当Δx≠0时,光源50会在前端波导102的端面处激发两个主要模式,分别为对称模式和反对称模式,当两个模式在前端波导102上传输的累计相位差满足π/2的整数倍时,输出端口的输出光功率均等。即两个模式有效折射率neffsys和neffasys与前端波导102的长度L满足下式:Wherein, by designing the
本实施例的多输出端口端面耦合器能减少光源的个数,对于需要减少光源个数且要实现多路输出的应用场景很有意义。例如,在高速短距离数据中心通信场景中,采用400G甚至800G的强度调制/直接检测方案,通常采用激光器阵列或者多个光源与硅光芯片的混合集成,以满足该方案多通道并行的需求。但如果采用本实施例的端面耦合器,一个光源可直接多路输出,满足多通道并行,一方面简化光路,提高芯片系统可靠性,另一方面减少光源个数,降低成本,也简化整体模块的封装。针对当前的大部分应用场景,两输出端口和四输出端口的端面耦合器即可满足大部分应用场景。The multi-output port end-face coupler of this embodiment can reduce the number of light sources, which is very meaningful for application scenarios that need to reduce the number of light sources and achieve multiple outputs. For example, in a high-speed short-distance data center communication scenario, a 400G or even 800G intensity modulation/direct detection scheme is used, usually using a laser array or a hybrid integration of multiple light sources and silicon photonic chips to meet the multi-channel parallel requirements of the scheme. However, if the end face coupler of this embodiment is used, one light source can directly output multiple channels to meet the requirements of multi-channel parallelism. On the one hand, the light path is simplified to improve the reliability of the chip system. On the other hand, the number of light sources is reduced, the cost is reduced, and the overall module is also simplified. package. For most of the current application scenarios, end couplers with two output ports and four output ports can meet most application scenarios.
其中,本实施例中所有单元模块的波导可以是SOI波导,也可以是氮化硅波导或者其他CMOS平台兼容材料做的波导。相比硅波导,氮化硅波导有更小的传输损耗、热光系数和非线性系数,基于氮化硅波导的端面耦合器能够实现更小的传输损耗,更高的温度不敏感性和更高的耐受光功率。如果使用氮化硅波导,后续只需额外增加一个层间耦合结构,就能将信号耦合到后续的硅波导,对整体硅光方案芯片没有任何额外的影响。Wherein, the waveguides of all unit modules in this embodiment may be SOI waveguides, silicon nitride waveguides or waveguides made of other CMOS platform compatible materials. Compared with silicon waveguides, silicon nitride waveguides have smaller transmission loss, thermo-optic coefficients and nonlinear coefficients, and end-face couplers based on silicon nitride waveguides can achieve smaller transmission losses, higher temperature insensitivity and more High withstand optical power. If a silicon nitride waveguide is used, only an additional interlayer coupling structure is needed to couple the signal to the subsequent silicon waveguide without any additional impact on the overall silicon photonics solution chip.
在一些说明性的实施例中,本发明还提供一种硅光芯片端面耦合器的输出控制方法,应用于上述硅光芯片端面耦合器,且两者为相同的发明构思,因此可参照上述端面耦合器的实施方式理解本实施例的控制方法,该控制方法包括:In some illustrative embodiments, the present invention also provides an output control method of a silicon-optical chip end-face coupler, which is applied to the above-mentioned silicon-optic chip end-face coupler, and the two are the same inventive concept, so reference can be made to the above-mentioned end-face coupler Implementation of the coupler Understanding the control method of this embodiment, the control method includes:
光源50通过端面耦合器的输入单元10进行模斑转换;The
通过调节水平方向上光源中心线到端面耦合器中心线Δx的距离,调整该端面耦合器输出端口的功分比,其中,端面耦合器的中心线为该输入单元10中两个倒锥形波导101的对称轴。By adjusting the distance from the centerline of the light source to the centerline Δx of the end coupler in the horizontal direction, the power division ratio of the output port of the end coupler is adjusted, wherein the center line of the end coupler is the two inverted tapered waveguides in the
对于确定结构参数的端面耦合器,有一个特定Δx0,使得各输出端口的插损一致,进而使得器件输出端口均衡的功分比。理想情况下,Δx0为0,即光源中心线对准端面耦合器端面中心线时,实现3dB分光,但由于实际工艺有制作误差,Δx0可能偏离0。当Δx不等于Δx0,输出端口插损不再相等,本发明通过控制Δx的大小,使得器件输出端口的功分比在一定范围内变化。For the end-face coupler whose structural parameters are determined, there is a specific Δx 0 , so that the insertion loss of each output port is consistent, and then the output port of the device has a balanced power division ratio. Ideally, Δx 0 is 0, that is, when the centerline of the light source is aligned with the centerline of the end face coupler, 3dB light splitting is achieved. However, due to manufacturing errors in the actual process, Δx 0 may deviate from 0. When Δx is not equal to Δx 0 , the insertion loss of the output port is no longer equal. The present invention makes the power division ratio of the output port of the device change within a certain range by controlling the size of Δx.
该控制方法还包括:当Δx不为0时,令设置于两个倒锥形波导101前端的两个前端波导102上传输的累计相位差满足π/2的整数倍,以使得端面耦合器各通道输出的光功率均等;其中,两个倒锥形波导101的前端是指倒锥形波导101面向光源50的一端。The control method further includes: when Δx is not 0, making the cumulative phase difference transmitted on the two front-
通过在倒锥形波导101的前端加入两个相互平行且宽度极窄的前端波导102,实现在Δx变化下多通道的均衡输出。当Δx=0时,由于结构的对称,器件能实现多通道均衡输出;当Δx≠0时,光源50会在前端波导102的端面处激发两个主要模式,分别为对称模式和反对称模式,当两个模式在前端波导102上传输的累计相位差满足π/2的整数倍时,输出端口的输出光功率均等。By adding two front-
以上所述,仅为本发明的具体实施方式,但本发明的保护范围并不局限于此,任何熟悉本技术领域的技术人员在本发明揭露的技术范围内,可轻易想到的变化或替换,都应涵盖在本发明的保护范围之内。因此,本发明的保护范围应以权利要求的保护范围为准。The above is only a specific embodiment of the present invention, but the scope of protection of the present invention is not limited thereto. Anyone skilled in the art can easily think of changes or substitutions within the technical scope disclosed in the present invention. All should be covered within the protection scope of the present invention. Therefore, the protection scope of the present invention should be based on the protection scope of the claims.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211326267.0A CN115639646B (en) | 2022-10-27 | 2022-10-27 | A silicon photonic chip end coupler and output control method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211326267.0A CN115639646B (en) | 2022-10-27 | 2022-10-27 | A silicon photonic chip end coupler and output control method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN115639646A true CN115639646A (en) | 2023-01-24 |
CN115639646B CN115639646B (en) | 2025-01-03 |
Family
ID=84947635
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202211326267.0A Active CN115639646B (en) | 2022-10-27 | 2022-10-27 | A silicon photonic chip end coupler and output control method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN115639646B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116755189A (en) * | 2023-08-16 | 2023-09-15 | 深圳市速腾聚创科技有限公司 | Silicon optical chip, laser radar and movable equipment |
CN117724205A (en) * | 2024-01-26 | 2024-03-19 | 希烽光电科技(南京)有限公司 | Low-loss resonance-free cascade interlayer coupling structure |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109361149A (en) * | 2018-11-30 | 2019-02-19 | 武汉邮电科学研究院有限公司 | A kind of silicon substrate tunable laser |
CN113204132A (en) * | 2021-05-07 | 2021-08-03 | 联合微电子中心有限责任公司 | End face coupler and preparation method thereof |
CN113703244A (en) * | 2021-08-19 | 2021-11-26 | 扬州大学 | Large-scale integrated electro-optic micro-ring optical phased array |
CN216901267U (en) * | 2022-03-15 | 2022-07-05 | 龙岩学院 | A Grating Lobe-Free Silicon Photonic Phased Array Transmitter |
CN217467176U (en) * | 2022-05-09 | 2022-09-20 | 深圳迈塔兰斯科技有限公司 | Beam splitting module and laser radar transmitting device |
-
2022
- 2022-10-27 CN CN202211326267.0A patent/CN115639646B/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109361149A (en) * | 2018-11-30 | 2019-02-19 | 武汉邮电科学研究院有限公司 | A kind of silicon substrate tunable laser |
CN113204132A (en) * | 2021-05-07 | 2021-08-03 | 联合微电子中心有限责任公司 | End face coupler and preparation method thereof |
CN113703244A (en) * | 2021-08-19 | 2021-11-26 | 扬州大学 | Large-scale integrated electro-optic micro-ring optical phased array |
CN216901267U (en) * | 2022-03-15 | 2022-07-05 | 龙岩学院 | A Grating Lobe-Free Silicon Photonic Phased Array Transmitter |
CN217467176U (en) * | 2022-05-09 | 2022-09-20 | 深圳迈塔兰斯科技有限公司 | Beam splitting module and laser radar transmitting device |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116755189A (en) * | 2023-08-16 | 2023-09-15 | 深圳市速腾聚创科技有限公司 | Silicon optical chip, laser radar and movable equipment |
CN116755189B (en) * | 2023-08-16 | 2024-04-26 | 深圳市速腾聚创科技有限公司 | Silicon optical chip, laser radar and movable equipment |
CN117724205A (en) * | 2024-01-26 | 2024-03-19 | 希烽光电科技(南京)有限公司 | Low-loss resonance-free cascade interlayer coupling structure |
Also Published As
Publication number | Publication date |
---|---|
CN115639646B (en) | 2025-01-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN115639646A (en) | A silicon optical chip end-face coupler and its output control method | |
CN117976667B (en) | Silicon-based thin film lithium niobate modulator suitable for silicon optical integrated chip | |
WO2023169598A2 (en) | On-chip mode conversion-based polarization controller | |
Cheng et al. | Broadband and high extinction ratio mode converter using the tapered hybrid plasmonic waveguide | |
CN112596155B (en) | Low insertion loss end face coupler based on LNOI material | |
CN111025469B (en) | A silicon-based multimode 3dB beam splitter based on multimode interference coupler | |
CN204188832U (en) | Polarization beam apparatus | |
CN117555072A (en) | A 3dB adiabatic mode coupler | |
CN201000498Y (en) | T-tree structure optical power splitter | |
CN113552668A (en) | Silicon optical chip end face coupling structure resistant to high input optical power | |
CN112230337B (en) | An on-chip mode division multiplexing device based on reflection effect | |
CN112433296B (en) | Waveguide coupling structure and photon integrated system | |
CN111708116B (en) | High-density integrated optical waveguide | |
CN113406745A (en) | Waveguide-to-optical fiber three-dimensional polymer horizontal lens coupler | |
CN105652371B (en) | Polarizing beam splitter | |
CN115857098B (en) | Optical circulator on silicon substrate | |
WO2020080196A1 (en) | Optical connection structure | |
CN114839722B (en) | Heterogeneous multimode waveguide coupler | |
CN217718152U (en) | Waveguide device | |
CN115980926A (en) | A Hybrid Integrated Multimode Waveguide Coupler | |
Amano et al. | Low-Loss Characteristics of a Multimode Polymer Optical Waveguide at 1.3 um Wavelength on an Electrical Hybrid LSI Package Substrate | |
CN115079341A (en) | Waveguide device | |
CN114624815A (en) | A Passive Waveguide Polarization Rotation Beamsplitter with Large Manufacturing Tolerance and High Polarization Extinction Ratio | |
CN112596254A (en) | Compact polarization beam splitter based on photonic crystal | |
CN117631152B (en) | 90° optical mixer based on taper sub-wavelength grating and its design method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |