CN115603763A - Multi-channel signal synthesis circuit and multi-channel signal synthesis method - Google Patents
Multi-channel signal synthesis circuit and multi-channel signal synthesis method Download PDFInfo
- Publication number
- CN115603763A CN115603763A CN202110721963.0A CN202110721963A CN115603763A CN 115603763 A CN115603763 A CN 115603763A CN 202110721963 A CN202110721963 A CN 202110721963A CN 115603763 A CN115603763 A CN 115603763A
- Authority
- CN
- China
- Prior art keywords
- signal
- phase
- radio frequency
- channel
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015572 biosynthetic process Effects 0.000 title claims abstract description 42
- 238000003786 synthesis reaction Methods 0.000 title claims abstract description 42
- 238000001308 synthesis method Methods 0.000 title abstract description 7
- 230000010355 oscillation Effects 0.000 claims abstract description 16
- 238000000034 method Methods 0.000 claims abstract description 12
- 230000010363 phase shift Effects 0.000 claims description 38
- 238000001514 detection method Methods 0.000 claims description 19
- 230000002194 synthesizing effect Effects 0.000 claims description 12
- 230000005540 biological transmission Effects 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 238000004891 communication Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 230000008859 change Effects 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000013589 supplement Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/005—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission adapting radio receivers, transmitters andtransceivers for operation on two or more bands, i.e. frequency ranges
- H04B1/0067—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission adapting radio receivers, transmitters andtransceivers for operation on two or more bands, i.e. frequency ranges with one or more circuit blocks in common for different bands
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
Abstract
The embodiment of the invention relates to the field of electronic circuits, and discloses a multi-channel signal synthesis circuit and a multi-channel signal synthesis method. The method specifically comprises the following steps: the circuit comprises N (N is more than or equal to 2) signal channels with the same circuit structure, a multi-port combiner connected with the N signal channels, a control loop connected with the multi-port combiner, and a clock unit connected with the control loop; the clock unit is used for outputting local oscillation signals to each signal channel; the N signal channels are provided with N corresponding phase shifting units, the phase shifting units are used for adjusting the reference signals, and the local oscillator signals are generated according to the phase-shifted reference signals; the signal channel is used for generating a radio frequency signal of the cost channel according to the baseband signal and the local oscillator signal; the multi-port combiner is used for combining the radio frequency signals output by the N signal channels into a radio frequency signal and outputting the radio frequency signal; the control loop is used for outputting a control signal to the clock unit according to the synthesized radio frequency signal, so that the clock unit can adjust the phase position of the reference signal to be moved according to the control signal.
Description
Technical Field
The embodiment of the application relates to the field of electronic circuits, in particular to a multi-channel signal synthesis circuit and a multi-channel signal synthesis method.
Background
The multi-channel synthesis technology adopted in the current 5G, microwave and millimeter wave frequency band communication equipment has strict requirements on the phase relation among all channel signals. The synthesis of signal power is realized by accurately adjusting the phase relation among the channel signals. In the conventional multi-channel synthesis technology, phase adjustment may be performed on a baseband path, a radio frequency path, or a local oscillator path of each channel.
In 5G devices, a numerical control phase shifter is integrated inside a beamforming chip, and phase relationship adjustment between radio frequency channels is realized in a way of pre-calibrating and looking up a code table (LUT), so as to achieve the purpose of signal synthesis. I.e. the phase adjustment of the signal is performed directly on the radio frequency signal path. Or in multiple channels, a shared local oscillation circuit is adopted, and multiple paths of power division are carried out on local oscillation signals and are respectively sent to frequency converters of the channels. Meanwhile, a phase shifter is added behind the local oscillator power dividing circuit to adjust the phase of the local oscillator signal on each local oscillator signal path, so that the phase relation of the radio frequency signal output by each channel is adjusted, and the purpose of signal synthesis is achieved. Because the same local oscillator signal is provided to each channel through the power dividing circuit, the routing of the local oscillator signal of each channel has strict requirements, and the application in the single board is limited. Or in multiple channels, the phase of the output signal is directly adjusted through a baseband circuit, and finally phase change among multiple channels is realized, so that signal output synthesis is realized.
However, in the above phase adjustment methods, the adjustment range of the phase through the baseband circuit is limited, signal loss may be caused by directly performing phase adjustment on the radio frequency path, and a plurality of high-performance microwave phase shifters are required to process the local oscillator signal output by the local oscillator circuit, which is relatively high in cost.
Disclosure of Invention
The present disclosure provides a multi-channel signal synthesis circuit to synthesize multi-channel signals with low cost and high quality.
To achieve the above object, an embodiment of the present application provides a multi-channel signal synthesis circuit, including:
the circuit comprises N signal channels with the same circuit structure, a multi-port combiner connected with the N signal channels, a control loop connected with the multi-port combiner, and a clock unit connected with the control loop, wherein N is an integer greater than 1;
the clock unit is used for outputting local oscillation signals to each signal channel; wherein, the local oscillator signal is generated according to the reference signal after phase shifting;
the signal channel is used for generating a radio frequency signal of the cost channel according to the baseband signal and the local oscillator signal;
the multi-port combiner is used for combining the radio frequency signals output by the N signal channels into a radio frequency signal and outputting the radio frequency signal;
the control loop is used for outputting a control signal to the clock unit according to the synthesized radio frequency signal, so that the clock unit can adjust the phase position of the reference signal to be moved according to the control signal.
To achieve the above object, an embodiment of the present application provides a multi-channel signal synthesis method, including:
respectively carrying out phase shift processing on reference signals generated by a clock source;
respectively generating local oscillator signals according to the phase-shifted reference signals;
mixing each local oscillator signal with each baseband signal corresponding to each local oscillator signal respectively to generate each radio frequency signal;
synthesizing each radio frequency signal, and outputting a path of synthesized radio frequency signal;
and acquiring the synthesized radio frequency signal for adjusting the phase of the reference signal needing to be moved.
The signal synthesis circuit provided by the application is used for adjusting the local oscillator signals by adding phase shifting operation on a path generated by the local oscillator signals, indirectly influencing the output of each signal channel by adjusting the local oscillator signals, detecting output signals at an output port of a port synthesizer, feeding back an adjustment result to a clock unit in a closed loop mode, and circularly optimizing a phase adjustment result to realize the synthesis of multiple paths of signals. The loss of power or signal quality caused by the fact that the phase shifting unit is directly inserted into a signal channel is avoided, the signal synthesis effect is greatly improved, the total signal power of the equipment is obviously improved, the transmission distance is increased, and meanwhile, compared with the cost of adjustment through a power amplifier circuit and the high-performance phase shifting unit after a single local oscillator signal is generated, the cost is obviously reduced.
Drawings
FIG. 1 is a schematic diagram of a multi-channel signal synthesis circuit provided in accordance with one embodiment of the present application;
FIG. 2 is a schematic diagram of a clock unit provided in accordance with one embodiment of the present application;
FIG. 3 is a schematic diagram of a multi-channel signal synthesis circuit provided in accordance with another embodiment of the present application;
fig. 4 is a schematic diagram of an application scenario provided according to an embodiment of the present application.
Detailed Description
To make the objects, technical solutions and advantages of the embodiments of the present application clearer, the embodiments of the present application will be described in detail below with reference to the accompanying drawings. However, it will be appreciated by those of ordinary skill in the art that in the examples of the present application, numerous technical details are set forth in order to provide a better understanding of the present application. However, the technical solution claimed in the present application can be implemented without these technical details and various changes and modifications based on the following embodiments. The following embodiments are divided for convenience of description, and should not constitute any limitation to the specific implementation manner of the present application, and the embodiments may be mutually incorporated and referred to without contradiction.
The terms "first" and "second" in the embodiments of the present application are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include at least one such feature. In the description of the present application, the terms "comprise" and "have", as well as any variations thereof, are intended to cover a non-exclusive inclusion. For example, a system, product or apparatus that comprises a list of elements or components is not limited to only those elements or components but may alternatively include other elements or components not expressly listed or inherent to such product or apparatus. In the description of the present application, "plurality" means at least two, e.g., two, three, etc., unless explicitly specifically limited otherwise.
One embodiment of the present invention relates to a signal synthesizing circuit. As shown in fig. 1, the method specifically includes:
the clock unit 400 is configured to output local oscillation signals to the signal channels 100; wherein, the local oscillator signal is generated according to the reference signal after phase shifting;
the signal channel 100 is configured to generate a radio frequency signal of the local oscillator signal according to a baseband signal;
the multi-port combiner 200 is configured to combine the radio frequency signals output by the N signal channels 100 into a radio frequency signal and output the radio frequency signal;
the control loop 300 is configured to output a control signal to the clock unit 400 according to the synthesized rf signal, so that the clock unit 400 adjusts a phase of the reference signal to be shifted according to the control signal.
The invention adds phase shift function operation on the path generated by the local oscillation signal to adjust the local oscillation signal, indirectly influences the output signal of each channel by adjusting the local oscillation signal, detects the output signal at the signal output port, feeds back the adjustment result to the clock unit in a closed loop manner, and circularly optimizes the phase adjustment result to realize the synthesis of multi-path signals. The loss of power or signal quality caused by directly inserting the phase shift unit in a radio frequency path is avoided, the signal synthesis effect is greatly improved, the total signal power of the equipment is obviously improved, the transmission distance is increased, and meanwhile, compared with the cost obviously reduced by adjusting through a power amplifier circuit and a high-performance phase shift unit after a single local oscillation signal is generated, the cost is obviously reduced.
The following is a detailed description of the implementation of the signal synthesis circuit of the present embodiment, and the following is provided only for the sake of understanding and is not necessary for implementing the present embodiment.
The signal channel 100 is a structure for generating a main signal, and a radio frequency signal of the main channel is generated according to a baseband signal and a local oscillator signal, and a better synthesis result can be obtained only by requiring phase consistency between channels in a multi-channel signal synthesis technology, that is, a phase adjustment structure needs to be arranged for each channel, so that signal synthesis can be realized by multiple channels. In this embodiment, before the clock unit 400 outputs the local oscillator signal to each signal channel 100 to generate, the clock unit 400 performs phase adjustment on the reference signal, that is, the phase of each output local oscillator signal meets the condition that the phases of the corresponding signal channels 100 are consistent, so that the signals of each channel 100 can be synthesized with high quality.
In addition, each signal channel 100 may be implemented in a single board or structure, or multiple channels may be implemented in a single board or structure; the multi-port combiner 200 may be implemented in a microstrip line structure, and the microstrip line structure is not limited in form, and may also be implemented in a cavity structure.
In one example, the clock unit 400 includes: the clock source 420, the driving and distributing circuit 430 connected with the clock source 420, the N phase-shifting units 410 respectively connected with N output ports of the driving and distributing circuit 430, and the N phase-locked loop circuits 440 respectively connected with the N phase-shifting units 410, wherein the N phase-shifting units 410 correspond to the N phase-locked loop circuits 440 one by one; a clock source 420 for providing a reference signal; a driving and distributing circuit 430 for transmitting the reference signals to the N phase shifting units 410, respectively; n phase shift units 410, configured to perform phase shift adjustment on the reference signal transmitted by the driving and distributing circuit 430, and transmit the reference signal to corresponding phase-locked loop circuits 440; and N phase-locked loop circuits 440, configured to generate local oscillator signals based on the phase-shifted and adjusted reference signals.
The same clock source 420 is adopted, the phase shift unit 410 is arranged between the driving and distributing circuit 430 and the phase-locked loop circuit 440, the phase shift unit 410 can adjust a reference signal sent by the clock source 420 connected with the driving and distributing circuit 430, the reference signal is an original signal used for generating a local oscillator signal, the phase shift adjustment is performed on the reference signal, the phase of the local oscillator signal can also be influenced, meanwhile, the local oscillator signal participates in adjusting the output of each signal channel 100, that is, the phase of each signal channel 100 can be adjusted through the phase adjustment on the reference signal before the local oscillator signal, and thus, the purpose of signal synthesis of each signal channel is achieved. Compared with the phase shift processing on the local oscillator signal after the local oscillator signal is generated in the related art, the phase shift unit 410 is arranged before the local oscillator signal is generated in the embodiment, so that the performance requirement on the phase shift unit 410 is reduced, the adjustable range is wide, and the cost and the complexity of a circuit are reduced on the premise of ensuring that the phase requirement is met. Clock source 420, which may be a crystal, a clock circuit, or other clock signal, where the clock signal may come from the device or from an external device; the phase shift unit 410 may be implemented by a phase shifter device, a phase shift circuit, or a delay line combination switch or a delay circuit, and may achieve the purpose and function of phase adjustment, without limiting the implemented device or device.
In one example, the phase-locked loop circuit 440 includes: the phase detector 441, a charge pump 442 connected with the phase detector 441, a loop filter 443 connected with the charge pump 442, and a voltage-controlled oscillator 444 connected with the loop filter 443, wherein the voltage-controlled oscillator 444 is further connected with the phase detector 441 through a frequency divider 445; and a voltage controlled oscillator 444 for outputting local oscillator signals to the N signal channels 110. The clock unit containing the phase-locked loop circuit 440 is shown in fig. 2.
In one example, the control circuit 300 is connected to the N phase shift units 410 respectively, and outputs control signals to the N phase shift units 410 respectively.
The phase-locked loop circuit 440 processes the phase-shifted reference signal for generating a local oscillator signal for purposes of adjusting the signal generation process on the signal path 100. The pll circuit 440 may be an independent circuit or an integrated specific chip; alternatively, the pll circuit 440 except for the vco 444 may be configured as an integrated chip or circuit, and the vco 444 may be a separate chip or a separate circuit, so as to reduce the complexity of the pll chip.
In one example, the control loop 300 includes: a detection module 310 connected to the multi-port combiner 200 and a CPU controller 320 connected to the detection module 310; a detection module 310, configured to obtain the synthesized radio frequency signal, and convert the synthesized radio frequency signal into a data format or a signal that can be used by the CPU controller 320; the CPU controller 320 outputs a control signal to the clock unit 400 according to the data acquired from the detection module 310.
The control circuit 300 is configured to detect whether the synthesized signal output by the multi-port combiner 200 meets a preset output condition, and if not, send a control signal to the clock unit 400 through the CPU controller 320 to perform phase adjustment on the signal of each signal channel 100, so as to optimize the synthesis quality of the signal and finally achieve the preset synthesized signal condition.
In one example, a first terminal of CPU controller 320 is connected to N phase shifting units 410, and a second terminal of CPU controller is connected to detection module 310; the CPU controller 320 outputs N control signals for controlling the N phase shift units 410, respectively.
The CPU controller 320 receives the signal data transmitted by the detection module 310, determines whether the signal data meets a preset output condition, and if not, outputs a corresponding control signal to the phase shift units 410 based on the current output signal to control the phase of each phase shift unit 410 to be adjusted; each phase shift unit 410 adjusts the reference signal sent by the clock source 420 to the phase-locked loop circuit 440, and finally achieves the purpose of correcting the signal phase of the multi-channel signal channel 100.
In one example, the detection module 310 includes: a coupler 311, a detector circuit 312 connected to the coupler 311; the coupler 311 is connected to the multi-port combiner 200; a first end of the detector circuit 312 is connected to the coupler 311, and a second end of the detector circuit 312 is connected to the CPU controller 320.
For example, the coupler 311 is used to obtain an output signal from the port synthesizer 200, the signal is represented by a power value, the coupler 311 transmits the signal power value obtained from the port synthesizer 200 to the detector circuit 312, and the detector circuit 312 converts the signal power value obtained from the coupler 311 into a voltage value usable by the CPU controller 320. The detection module 310 is used to obtain the result of the synthesized signal of the multiple channels from the port synthesizer 200 and process it into a data value usable by the CPU controller 320, for example, the detection circuit 312 processes it into a voltage value that the CPU controller 320 can process. The detector circuit 312 may be a specific detector chip, or may be a detector function circuit implemented by a set of devices; the coupler 311 may be a microstrip coupler integrated on a single board, and may be in any form, such as a cavity coupler.
In one example, N signal paths 100, include: a baseband unit 101, a first filter 102 connected to the baseband unit 101, a variable gain amplifier 103 connected to the first filter 102, a mixer 104 connected to the variable gain amplifier 103, a second filter 105 connected to the mixer 104, and a power amplifier 106 connected to the second filter 105; the power amplifier 106 is connected to the multi-port combiner 200; the mixer 104 is connected to the clock unit 400, and receives the local oscillation signal provided by the clock unit 400. Wherein each module is not limited to one or more devices; or the combination of several functional devices can be realized, and the corresponding functions can be realized. The signal path 100, control loop 300 and related structure are shown in the signal synthesis circuit, as shown in fig. 3.
In another example, the present invention utilizes the phase shift unit 410 added to the reference signal path for generating the local oscillator signal, and the detection circuit of the synthesis port detects and feeds back the phase change on the reference signal path to adjust the phase on the high frequency and millimeter wave signal paths indirectly, thereby achieving the phase relationship adjustment between the multi-channel signals and finally achieving the purpose of power synthesis between the channels. The main features, for example: a plurality of signal channels 100, each channel using the same architecture circuit; each local oscillator signal among the multiple signal channels 100 originates from the same clock source 420; the clock source 420 is respectively sent to each phase-locked loop circuit 440 which generates local oscillation signals through the driving and distributing circuit 430; a phase shift unit 410 exists between the driving and distributing circuit 430 and a phase-locked loop circuit 440 that generates a local oscillation signal; the output ports of the plurality of signal channels 100 are docked on the multi-port combiner 200; the output port of the multi-port combiner 200 is also provided with a detection module 310 of the control loop 300; the detection module 310 outputs signal data to the CPU controller 320, and the CPU controller 320 is synchronously connected to the phase shift unit 410 of each signal channel 100; the CPU controller 320 adjusts the phase of each signal channel 100 through the feedback of the detection module 310; when the phase relationship of each signal channel 100 satisfies a certain condition, superposition and synthesis are realized at the output port of the multi-port combiner 200.
The phase shift unit 410 is added to a path for generating the local oscillator signal to adjust the reference signal, the reference signal is used for generating the local oscillator signal, the output of each signal channel 100 is indirectly influenced by adjusting the local oscillator signal, the output signal is detected at the output port of the multi-port combiner 200, the adjustment result is fed back to the phase shift unit 410 in a closed loop mode, and the phase adjustment result is circularly optimized to realize the synthesis of the multi-path signals. The power loss or signal quality damage caused by directly inserting the phase shift unit 410 into the signal channel 100 is avoided, the signal synthesis effect is greatly improved, the total signal power of the equipment is obviously improved, the transmission distance is increased, and meanwhile, compared with the cost of adjustment through a power amplifier circuit and a high-performance phase shift unit after a single local oscillation signal is generated, the cost is obviously reduced.
Because the reference signal is a low-frequency signal, the phase shift unit 410 is added on the low-frequency signal path, so that the purpose of adjusting the phase of high-frequency signals such as local oscillator signals and the like is indirectly achieved, the power or signal quality loss caused by directly inserting the phase shift unit 410 into the signal channel 100 is avoided, the synthesis loss caused by phase errors is reduced, and the power synthesis effect is greatly improved. In addition, the phase shift unit 410 for low frequency signals has simple structure, high phase adjustment precision and wide phase adjustment range, and can compensate the phase difference introduced on the signal routing and signal path on the main signal channel 100, thereby realizing the phase alignment of the multi-channel output port and achieving the effect of signal synthesis. The scheme greatly reduces the difficult problem of multi-channel synthesis on 5G, microwave and millimeter wave equal-frequency-band equipment, solves the bottleneck of multi-channel synthesis on a high-frequency band, and is a great supplement and improvement on the multi-channel synthesis method. Meanwhile, the structure is simple, the circuit is reliable and effective, and the circuit has great practical value.
The invention can be used in microwave/millimeter wave point-to-point communication scenarios, as shown in fig. 4: radio 1 and Radio 2 are communication transmission devices on two sites respectively. By utilizing the multichannel synthesis technology, the power level of the transmitting signal of the communication equipment can be improved by carrying out signal synthesis on multiple channels, so that the transmission distance between two sites is increased, and the system gain margin and the availability of a transmission link are improved.
One embodiment of the present invention relates to a signal synthesis method. The method specifically comprises the following steps:
respectively carrying out phase shift processing on reference signals generated by a clock source; respectively generating local oscillator signals according to the phase-shifted reference signals; mixing each local oscillator signal with each baseband signal corresponding to each local oscillator signal respectively to generate each radio frequency signal; synthesizing each radio frequency signal, and outputting a path of synthesized radio frequency signal; and acquiring the synthesized radio frequency signal for adjusting the phase of the reference signal needing to be moved.
In addition, when a preset condition is met, the synthesized radio frequency signal is obtained and used for adjusting the phase position of the reference signal needing to be moved; wherein the preset conditions include: according to a preset time period, at a preset time node or when triggered by other preset conditions. In addition, the starting can be performed by receiving the instruction of the user.
That is, in order to reduce the resource consumption, the time period for the control circuit 300 to perform phase adjustment for signal synthesis, the time node for performing adjustment, or other conditions for triggering phase adjustment are set in advance. When the control loop 300 does not work, the phase shift unit 410 does not receive the real-time adjustment signal, and the clock unit 400 performs signal synthesis according to the predetermined phase adjustment condition; when the control loop 300 is triggered to work, the synthesized signal is monitored in real time, and the phase conditions of the phase shift units 410 are fed back and adjusted, so that the phase relationship of the signals is optimized, and the quality of the synthesized signal is improved.
In addition, in order to highlight the innovative part of the present invention, a unit which is less closely related to solving the technical problem proposed by the present invention is not introduced in the present embodiment, but it does not indicate that no other unit exists in the present embodiment.
It will be understood by those of ordinary skill in the art that the foregoing embodiments are specific examples of practicing the invention, and that various changes in form and detail may be made therein without departing from the spirit and scope of the invention in practice.
Claims (10)
1. A multi-channel signal synthesizing circuit, comprising: the circuit comprises N signal channels with the same circuit structure, a multi-port combiner connected with the N signal channels, a control loop connected with the multi-port combiner, and a clock unit connected with the control loop, wherein N is an integer greater than 1;
the clock unit is used for outputting local oscillation signals to each signal channel; the local oscillator signal is generated according to the phase-shifted reference signal;
the signal channel is used for generating a radio frequency signal of the cost channel according to a baseband signal and the local oscillator signal;
the multi-port combiner is used for combining the radio frequency signals output by the N signal channels into a radio frequency signal and outputting the radio frequency signal;
the control loop is used for outputting a control signal to the clock unit according to the synthesized radio frequency signal, so that the clock unit can adjust the phase position of the reference signal to be moved according to the control signal.
2. The multi-channel signal synthesizing circuit according to claim 1, wherein the clock unit includes:
the phase-locked loop comprises a clock source, a driving and distributing circuit connected with the clock source, N phase-shifting units respectively connected with N output ports of the driving and distributing circuit, and N phase-locked loop circuits respectively connected with the N phase-shifting units, wherein the N phase-shifting units correspond to the N phase-locked loop circuits one by one;
the clock source is used for providing a reference signal;
the driving and distributing circuit is used for respectively transmitting the reference signals to the N phase-shifting units;
the N phase-shifting units are used for performing phase-shifting adjustment on the reference signals transmitted by the driving and distributing circuit and transmitting the reference signals to corresponding phase-locked loop circuits;
and the N phase-locked loop circuits are used for generating local oscillation signals based on the reference signals after phase shift adjustment.
3. The multi-channel signal synthesizing circuit according to claim 2 wherein the phase locked loop circuit comprises:
the phase detector, a charge pump connected with the phase detector, a loop filter connected with the charge pump, and a voltage-controlled oscillator connected with the loop filter, wherein the voltage-controlled oscillator is also connected with the phase detector through a frequency divider;
and the voltage-controlled oscillator is used for outputting the local oscillator signals to the N signal channels.
4. The multi-channel signal synthesizing circuit according to claim 2, wherein the control loop is connected to the N phase shift units, respectively, and outputs the control signal to the N phase shift units, respectively.
5. The multi-channel signal synthesizing circuit according to claim 1, wherein the control loop includes:
the detection module is connected with the multi-port combiner, and the CPU controller is connected with the detection module;
the detection module is used for acquiring the synthesized radio frequency signal and converting the synthesized radio frequency signal into a data format or a signal which can be used by the CPU controller;
and the CPU controller is used for outputting a control signal to the clock unit according to the data acquired from the detection module.
6. The multi-channel signal synthesis circuit of claim 5, wherein the detection module comprises:
a coupler, a detector circuit connected to the coupler;
the coupler is connected with the multi-port combiner and used for acquiring the synthesized radio-frequency signal;
the detection circuit is used for carrying out format adjustment on the synthesized radio frequency signal acquired from the coupler.
7. The multi-channel signal synthesizing circuit according to claim 1, wherein the N signal channels having the same circuit configuration include:
a baseband unit, a first filter connected to the baseband unit, a variable gain amplifier connected to the first filter, a mixer connected to the variable gain amplifier, a second filter connected to the mixer, and a power amplifier connected to the second filter;
the power amplifier is connected with the multi-port combiner;
the frequency mixer is connected with the clock unit and receives the local oscillation signal provided by the clock unit.
8. The multi-channel signal synthesizing circuit according to claim 2, wherein the phase shift unit includes: phase shifters or time delay circuits.
9. A method of multi-channel signal synthesis, comprising:
respectively carrying out phase shift processing on reference signals generated by a clock source;
respectively generating local oscillator signals according to the phase-shifted reference signals;
mixing each local oscillator signal with each baseband signal corresponding to each local oscillator signal respectively to generate each radio frequency signal;
synthesizing the radio frequency signals, and outputting a path of synthesized radio frequency signal;
and acquiring the synthesized radio frequency signal for adjusting the phase of the reference signal needing to be moved.
10. The multi-channel signal synthesizing method according to claim 9, wherein the obtaining the synthesized rf signal for adjusting the phase of the reference signal to be shifted comprises:
when a preset condition is met, the synthesized radio frequency signal is obtained and used for adjusting the phase position of the reference signal needing to be moved;
wherein the preset conditions include: according to a preset time period or at a preset time node.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110721963.0A CN115603763A (en) | 2021-06-28 | 2021-06-28 | Multi-channel signal synthesis circuit and multi-channel signal synthesis method |
| PCT/CN2022/101583 WO2023274163A1 (en) | 2021-06-28 | 2022-06-27 | Multi-channel signal synthesis circuit and multi-channel signal synthesis method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110721963.0A CN115603763A (en) | 2021-06-28 | 2021-06-28 | Multi-channel signal synthesis circuit and multi-channel signal synthesis method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115603763A true CN115603763A (en) | 2023-01-13 |
Family
ID=84690430
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110721963.0A Pending CN115603763A (en) | 2021-06-28 | 2021-06-28 | Multi-channel signal synthesis circuit and multi-channel signal synthesis method |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN115603763A (en) |
| WO (1) | WO2023274163A1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116449912A (en) * | 2023-06-14 | 2023-07-18 | 中星联华科技（北京）有限公司 | Phase-adjustable multichannel signal source |
| CN116886257A (en) * | 2023-09-06 | 2023-10-13 | 北京中科睿信科技有限公司 | Local oscillation adjusting method, equipment and medium of multichannel coherent signal source |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116068273B (en) * | 2023-03-06 | 2023-06-13 | 中国人民解放军海军工程大学 | High-power shortwave phased array phase detection method |
| CN117691973A (en) * | 2024-02-04 | 2024-03-12 | 深圳市恒运昌真空技术股份有限公司 | Synchronous detection system for radio frequency power supply signals |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2020017782A (en) * | 2016-11-25 | 2020-01-30 | 国立大学法人東北大学 | Optical transmission method and optical transmission device |
| CN107918070B (en) * | 2017-11-13 | 2021-03-23 | 成都玖锦科技有限公司 | Digital T/R assembly test system and transmitting and receiving state test method thereof |
| CN207625568U (en) * | 2017-12-03 | 2018-07-17 | 贵州理工学院 | A kind of channel wireless radio multi phase synchronous device |
| CN109521490B (en) * | 2018-11-12 | 2020-01-10 | 北京航空航天大学 | Millimeter wave array radiometer front end capable of realizing analog beam forming |
| CN113678377A (en) * | 2019-05-31 | 2021-11-19 | 华为技术有限公司 | Phase synchronization device, phase synchronization system and transceiver |
| CN110967657A (en) * | 2019-11-29 | 2020-04-07 | 电子科技大学 | Multi-channel radio frequency excitation signal up-converter of MR-EPT spectrometer |
| CN111474507B (en) * | 2020-04-10 | 2021-08-10 | 电子科技大学 | Special multichannel radio frequency echo signal down converter of MR-EPT spectrometer |
-
2021
- 2021-06-28 CN CN202110721963.0A patent/CN115603763A/en active Pending
-
2022
- 2022-06-27 WO PCT/CN2022/101583 patent/WO2023274163A1/en unknown
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116449912A (en) * | 2023-06-14 | 2023-07-18 | 中星联华科技（北京）有限公司 | Phase-adjustable multichannel signal source |
| CN116449912B (en) * | 2023-06-14 | 2023-10-03 | 中星联华科技（北京）有限公司 | Phase-adjustable multichannel signal source |
| CN116886257A (en) * | 2023-09-06 | 2023-10-13 | 北京中科睿信科技有限公司 | Local oscillation adjusting method, equipment and medium of multichannel coherent signal source |
| CN116886257B (en) * | 2023-09-06 | 2023-11-10 | 北京中科睿信科技有限公司 | Local oscillation adjusting method, equipment and medium of multichannel coherent signal source |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2023274163A1 (en) | 2023-01-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN115603763A (en) | Multi-channel signal synthesis circuit and multi-channel signal synthesis method | |
| US7499684B2 (en) | Master-slave local oscillator porting between radio integrated circuits | |
| EP2843839B1 (en) | Circuit and method for suppressing a phase mismatch between the outputs of a plurality of phase synchronisation circuits in an electronic circuit | |
| WO2020237690A1 (en) | Phase synchronization apparatus, phase synchronization system and transceiving apparatus | |
| JP2007096762A (en) | Radio device | |
| US7555073B2 (en) | Automatic frequency control loop circuit | |
| KR20180107012A (en) | Wireless power transfer apparatus using indivisual signal generation and method thereof | |
| KR102656996B1 (en) | Multi-channel phase synchronization device, method and base station in base station | |
| US7079817B2 (en) | Radio communication device that meets a plurality of frequency bands | |
| US20070117521A1 (en) | Method of controlling phase locked loop in mobile station, and mobile station | |
| WO2003096561A1 (en) | Mobile communication apparatus | |
| US6952593B2 (en) | Multi-band tranceivers with reduced frequency sources for digital transmissions | |
| KR102435469B1 (en) | Double Polarized Millimeter Wave Front-End Integrated Circuit | |
| KR101351589B1 (en) | System for multi antenna communication system | |
| CN219980810U (en) | Multipath coherent signal source circuit | |
| JP3203119B2 (en) | Frequency synthesizer circuit | |
| WO2012008197A1 (en) | Transmitter-receiver apparatus | |
| EP3982548A1 (en) | Frequency generation of a multi-antenna transceiver system | |
| KR970002956B1 (en) | Modem for transceiving multichannel | |
| JP4625030B2 (en) | Communications system | |
| KR20130036714A (en) | Apparatus generating subcarrier for transmission between ultra-high frequency channels and method generating of the same | |
| JP2006203845A (en) | Communication apparatus | |
| JP2006180165A (en) | Pll synthesizer and multiband wireless equipment using the same | |
| KR20030045903A (en) | Phase lock loop frequency composition | |
| JPS62213325A (en) | Radio communication equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |