CN115599074B - Main control board software and hardware testing method, device and system - Google Patents
Main control board software and hardware testing method, device and system Download PDFInfo
- Publication number
- CN115599074B CN115599074B CN202211292170.2A CN202211292170A CN115599074B CN 115599074 B CN115599074 B CN 115599074B CN 202211292170 A CN202211292170 A CN 202211292170A CN 115599074 B CN115599074 B CN 115599074B
- Authority
- CN
- China
- Prior art keywords
- main control
- control board
- data
- tested
- test data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 197
- 238000000034 method Methods 0.000 claims abstract description 62
- 238000012795 verification Methods 0.000 claims abstract description 14
- 238000007781 pre-processing Methods 0.000 claims abstract description 9
- 238000004891 communication Methods 0.000 claims description 16
- 238000004458 analytical method Methods 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 claims description 4
- 238000007639 printing Methods 0.000 claims description 2
- 238000011161 development Methods 0.000 abstract description 2
- 230000006870 function Effects 0.000 description 4
- 230000006978 adaptation Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000013522 software testing Methods 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B23/00—Testing or monitoring of control systems or parts thereof
- G05B23/02—Electric testing or monitoring
- G05B23/0205—Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults
- G05B23/0218—Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults characterised by the fault detection method dealing with either existing or incipient faults
- G05B23/0221—Preprocessing measurements, e.g. data collection rate adjustment; Standardization of measurements; Time series or signal analysis, e.g. frequency analysis or wavelets; Trustworthiness of measurements; Indexes therefor; Measurements using easily measured parameters to estimate parameters difficult to measure; Virtual sensor creation; De-noising; Sensor fusion; Unconventional preprocessing inherently present in specific fault detection methods like PCA-based methods
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention discloses a method, a device and a system for testing software and hardware of a main control board, wherein the method comprises the following steps: polling test data sent by a tested main control board in the search buffer pool, and preprocessing and checking; and judging the type of the test data aiming at the test data which is qualified in verification, executing a corresponding process according to a judging result, and further judging whether faults exist in a hardware serial port and a main control flow of a main control board to be tested, whether codes of a hardware logic end are correct, whether faults exist in an IO port or not and the like. The invention can test the software and hardware of the main control board at the same time, improves the test efficiency and reduces the probability of repeated development.
Description
Technical Field
The invention belongs to the technical field of software and hardware testing, and particularly relates to a method, a device and a system for testing software and hardware of a main control board.
Background
With the progress of technology and the diversity of actual demands, the functions required to be tested for the existing products are increasing. The testing work consumes a great deal of time of research personnel, and in the process of whole machine debugging, the repeated processes of disassembling, testing, repairing and installing are required to be carried out, so that the delivery cycle of product production is seriously affected.
Aiming at the complex test flow of the main control panel, the hardware such as network, serial ports (RS 422, RS 232) and IO of the panel needs to be tested, the modules are mutually independent, each module needs to be tested separately, the process is complex, the test efficiency is low, and the time and the energy of the tester are wasted.
Disclosure of Invention
The technical purpose is that: aiming at the technical problems, the invention provides a method, a device and a system for testing software and hardware of a main control board, which can simultaneously realize the software and hardware test of the main control board, improve the test efficiency and reduce the repeated development probability.
The technical scheme is as follows: in order to achieve the technical purpose, the invention adopts the following technical scheme:
a method for testing software and hardware of a main control board is characterized by comprising the following steps:
polling test data sent by a tested main control board in a search buffer pool, when the test data is equal to or greater than a preset minimum length, pre-fetching all the current test data in the buffer pool, preprocessing and checking, if the check result is qualified, entering the next step, otherwise discarding the test data pre-fetched in the round;
judging the type of the test data aiming at the test data which is qualified in verification, and executing the following processes according to the judging result:
if the test data type is the data type 1, sending first event data to the tested main control board, receiving first report data returned by the tested main control board aiming at the first event data, analyzing whether the first report data is correct, and judging whether faults exist in a hardware serial port, a network port and a software system flow of the tested main control board according to an analysis result of the first report data;
if the test data type is the data type 2, checking and analyzing whether the test data is correct, sending second event data to the tested main control board, receiving second return data returned by the tested main control board aiming at the second event data, analyzing whether the second return data is correct, and judging whether a hardware serial port of the tested main control board has faults according to a judging result of the test data and an analyzing result of the second return data;
if the test data type is the data type 3, entering a square wave generating command process, generating a square wave with adjustable pulse width and period, and sending the square wave to a tested main control board for testing whether the hardware logic end code of the tested main control board is correct or not;
if the test data type is the data type 4, entering an IO test command process for judging whether the IO port of the tested main control board is controllable or not.
Preferably, preprocessing and verifying the pre-fetched test data includes:
checking the correctness of the test data and deleting redundant data;
checking whether the test data deleted by the redundant data is correct or not, if not, determining that the check result is unqualified, and discarding the prefetched data of the round; if the verification result is correct, the verification result is qualified.
Preferably, if the test data type is data type 1, the process performed includes the steps of:
generating first event data of N different contents;
the N pieces of first event data are sent to a main control board to be tested through a serial port and a network port;
receiving first report data returned by the tested main control panel software aiming at each first event data;
and checking whether the first report data is correct according to the check bit, if not, judging that the serial port and the network port for transmitting the first event data are damaged, or judging that the software system flow of the tested main control board is wrong, if so, analyzing the first report data, if so, analyzing the software system flow of the tested main control board, and if so, judging that the serial port and the network port for transmitting the first event data are perfect and the software system flow of the tested main control board is correct.
Preferably, if the test data type is data type 2, the process performed includes the steps of:
receiving test data of the type 2, which is sent by a tested main control board, through a serial port, checking and analyzing whether the received test data is correct, and simultaneously, sending a group of second event data to the main control board through a corresponding serial port for receiving the test data; when the received test data is checked and detected to be correct, if the test data is not passed, the corresponding serial port drive has a problem or the software system flow of the tested main control panel is wrong; if the test data pass, whether the test data are correct or not is analyzed, if the test data are incorrect, the software system flow of the tested main control board is incorrect, and if the test data are correct, the corresponding serial port drive is complete, and the software system flow of the tested main control board is correct; after a group of second event data is sent to the main control board through the serial port, receiving second report data returned by the main control board to be tested for the second event data, checking whether the data are correct, and if the data are incorrect, judging that the serial port drive for sending the second event is damaged or the software system flow of the main control board to be tested is wrong;
if the test data and the second report data are both analyzed correctly, judging that the serial port drive for sending the second event is good and the software system flow of the tested main control board is correct.
Preferably, if the test data type is data type 3, the executing IO test command process includes the steps of:
judging whether to read or write the assigned IO value; if the IO value is read, judging that the IO value comes from a specific IO port of the tested main control board, measuring the specific IO port value of the corresponding main control board, acquiring the IO port value of a test system connected with the tested main control board, printing out the corresponding IO value through a serial port, judging that the specific IO is problematic if the printed IO value is inconsistent with the measured value of the IO port of the tested main control board, and judging that the specific IO port is normal if the IO value is consistent with the measured value of the IO port of the tested main control board; if the assigned IO value is written, the specific IO port from the tested main control board is judged to be written, meanwhile, the specific IO port value corresponding to the main control board is measured, the high and low levels are set to the IO port of the testing system corresponding to the connection of the tested main control board, whether the set high and low levels correspond to the measured value is judged, if the set high and low levels do not correspond to the measured value, the corresponding IO value of the tested main control board is judged to have a problem, and if the corresponding IO value does not correspond to the measured value, the IO port is normal.
If the judging results of reading the IO value or writing the assigned IO value are that the IO ports are normal, the IO ports of the tested main control board are normal.
A main control board software and hardware testing arrangement, characterized by that includes:
the data acquisition module is used for polling the test data sent by the tested main control board in the search buffer pool, when the test data is equal to or greater than a preset minimum length, pre-fetching all the current test data in the buffer pool, preprocessing and checking, if the checking result is qualified, entering the next step, otherwise discarding the test data pre-fetched in the round;
the process execution module is used for judging the type of the test data aiming at the test data which is qualified in verification, and executing the following processes according to the judging result:
if the test data type is the data type 1, sending first event data to the tested main control board, receiving first report data returned by the tested main control board aiming at the first event data, analyzing whether the first report data is correct, and judging whether faults exist in a hardware serial port, a network port and a software system flow of the tested main control board according to an analysis result of the first report data;
if the test data type is the data type 2, checking and analyzing whether the test data is correct, sending second event data to the tested main control board, receiving second return data returned by the tested main control board aiming at the second event data, analyzing whether the second return data is correct, and judging whether a hardware serial port of the tested main control board has faults according to a judging result of the test data and an analyzing result of the second return data;
if the test data type is the data type 3, entering a square wave generating command process, generating a square wave with adjustable pulse width and period, and sending the square wave to a tested main control board for testing whether the hardware logic end code of the tested main control board is correct or not;
if the test data type is the data type 4, entering an IO test command process for judging whether the IO port of the tested main control board is controllable or not. If the test data type is the data type 3, entering a square wave generating command process, generating a square wave with adjustable pulse width and period, and sending the square wave to a tested main control board for testing the correctness of the hardware logic end code of the tested main control board;
if the test data type is the data type 4, entering an IO test command process for judging whether the IO port of the tested main control board is controllable or not.
Preferably, the test device includes: the ZYNQ core unit, the communication unit, the DC-DC power supply unit, the storage unit and the bus transceiver unit, wherein,
the ZYNQ core unit is provided with the data acquisition module and the process execution module;
the communication unit comprises 1 gigabit Ethernet, 1 RS422 serial port and 2 RS232 serial ports;
the DC-DC power supply unit is used for providing working power supply for each functional unit;
the storage unit comprises an SD card storage circuit and is used for storing data acquired during testing and equipment states;
and the bus transceiver unit is used for data transmission between the ZYNQ core unit and each functional unit.
The main control board software and hardware testing system is characterized by comprising a main control board to be tested and a main control board software and hardware testing device, wherein the main control board to be tested and the main control board software and hardware testing device are provided with the same type of communication interfaces.
Preferably, the tested main control board is provided with a software calculation module and a hardware interface which is the same as the communication interface of the main control board software and hardware testing device, and the software calculation module is used for calculating corresponding report data according to the event data.
The beneficial effects are that: due to the adoption of the technical scheme, the invention has the following beneficial effects:
the method for testing the software and the hardware of the main control board can simultaneously perform hardware testing and software testing on the main control board to be tested, wherein the hardware testing mainly comprises testing of communication drivers such as a network port, a serial port, an IO port and the like of the main control board to be tested, and the software testing mainly comprises testing of hardware logic and a software control flow of the main control board to be tested, so that the main control board to be tested is originally separated into independent testing modules, the software and the hardware testing can be performed according to set steps, the workload of testers is greatly reduced, and the testing efficiency is improved.
Drawings
FIG. 1 is a schematic diagram of a software and hardware testing system according to the present invention;
FIG. 2 is a flow chart of a software and hardware testing method according to the present invention;
FIG. 3 is a process of the test system executing data type 1;
FIG. 4 is a process of the test system executing data type 2;
FIG. 5 is a process of the test system executing IO test commands.
Detailed Description
Embodiments of the present invention will be described in detail below with reference to the accompanying drawings.
Example 1
The embodiment provides a method for testing software and hardware of a main control board, which comprises the following steps:
polling test data sent by a tested main control board in a search buffer pool, when the test data is equal to or greater than a preset minimum length, pre-fetching all the current test data in the buffer pool, preprocessing and checking, if the check result is qualified, entering the next step, otherwise discarding the test data pre-fetched in the round;
judging the type of the test data aiming at the test data which is qualified in verification, and executing the following processes according to the judging result:
if the test data type is the data type 1, sending first event data to the tested main control board, receiving first report data returned by the tested main control board aiming at the first event data, analyzing whether the first report data is correct, and judging whether faults exist in a hardware serial port, a network port and a software system flow of the tested main control board according to an analysis result of the first report data;
if the test data type is the data type 2, checking and analyzing whether the test data is correct, sending second event data to the tested main control board, receiving second return data returned by the tested main control board aiming at the second event data, analyzing whether the second return data is correct, and judging whether a hardware serial port of the tested main control board has faults according to a judging result of the test data and an analyzing result of the second return data;
if the test data type is the data type 3, entering a square wave generating command process, generating a square wave with adjustable pulse width and period, and sending the square wave to a tested main control board for testing whether the hardware logic end code of the tested main control board is correct or not;
if the test data type is the data type 4, entering an IO test command process for judging whether the IO port of the tested main control board is controllable or not.
Specifically, if the test data type is data type 1, the process performed includes the steps of:
generating first event data of N different contents;
the N pieces of first event data are sent to a main control board to be tested through a serial port and a network port;
receiving first report data returned by the tested main control panel software aiming at each first event data;
and checking whether the first report data is correct according to the check bit, if not, judging that the serial port and the network port for transmitting the first event data are damaged, or judging that the software system flow of the tested main control board is wrong, if so, analyzing the first report data, if so, analyzing the software system flow of the tested main control board, and if so, judging that the serial port and the network port for transmitting the first event data are perfect and the software system flow of the tested main control board is correct.
When the test method of the embodiment is executed, the test system and the tested main control board are involved, data exchange between the two is shown in fig. 1, the test of generating square waves and software system flows and the control of IO are involved, test software sends square waves and IO control commands which can be set by the tested main control board, the software system of the tested main control board sends different types of data to the test software, the test software receives the data sent by the software system of the tested main control board and judges the data types, and the corresponding flows are executed according to the data types.
The test flow of the main control board will be described in detail below by taking RS422, RS232 serial ports and ethernet ports as examples. The main test, as shown in fig. 2, comprises the steps of:
polling whether the search buffer pool has data or not, and if not, waiting for data transmission; if yes, judging whether the data length is greater than the minimum data length, if yes, continuing to wait for data transmission, and if yes, prefetching all data of a buffer pool, wherein the buffer pool can be a temporary memory opened up in a test system;
checking the correctness of the data, squeezing out/discarding redundant data, re-prefetching the buffer pool data, judging whether the verification is correct or not, discarding the prefetched data of the round if the verification is incorrect, and re-fetching the data to ensure the integrity of the data; if the result is correct, the next step is carried out;
further judging the data type, entering one of the processes respectively, presetting or appointing a test rule between a main control board and a test system, namely sending different event data by a main test system, and sending corresponding report data by the main control board aiming at the event data sent by the test system, wherein the specific process comprises the following steps:
a, generating a square wave process, and judging the logic correctness of the tested main control board;
B. receiving a process of the data type 1 of the detected main control panel, judging whether the data type 1 is correct, and if so, sending corresponding report data;
C. receiving a process of the data type 2 of the detected main control panel, judging whether the data type 1 is correct, and if so, sending corresponding report data;
D. IO tests the command process, can judge whether IO is controllable;
1. process for generating square waves
The square wave generation is mainly used for generating square waves with adjustable pulse width and cycle, generating square waves with different cycles and pulse widths, and testing the correctness of codes of a hardware logic end; in the invention, the correctness of the logic of the main control panel is detected by receiving the square wave of the test system, is determined by the control function and logic of the tested control panel, and has the property of testing a specific software system.
2. Process corresponding to data type 1
The method mainly comprises the steps of communicating with a main control board to be tested through RS422 or Ethernet, so as to test the correctness of the software system flow of the main control board to be tested and whether the communication of hardware is normal, wherein the control flow is shown in figure 3;
generating data of an event type N;
event data sent to the detected main control panel through the RS 422;
receiving corresponding report data sent by the tested main control panel software;
judging whether the verification of the return data is correct, if not, judging that the RS422 (network port) drive is damaged or the software flow of the tested main control panel is wrong, if so, analyzing the return data, if so, the software flow of the tested main control is wrong, otherwise, the RS422 (network port) drive is perfect and the software flow of the tested main control panel is correct. In fig. 3, whether the check is correct or not can be judged by the check bit of the data; whether the analysis is correct or not can be judged by specifically analyzing the numerical value in the data. If the return data can be successfully received by the test system, the RS422 serial port is not damaged (belonging to hardware test), and if the format and the content of the return data also correspond to the sent event data, the software flow of the main control board is not wrong.
In fig. 3, there is a distinction between events, such as event 1 is a parameter setting, event 2 is a control command issue, event 3 is a mode switch, etc., there is no distinction in essential functions, and there is a distinction between specific events.
3. Data type 2 corresponding process
The method mainly comprises the steps of carrying out inter-board communication through a serial port tested main control board so as to test whether the correctness of the software system flow of the tested main control board and the communication of a hardware serial port are normal, wherein the control flow is shown in figure 4;
receiving data sent by a software system of a detected main control panel, and simultaneously, sending a group of specific data through RS 232;
whether the data are correct or not is checked, if the data are incorrect, the RS232 serial port drive has problems or the software flow of the tested main control panel is incorrect; if the data is correct, checking whether the data is complete and correct, if the data is incorrect, the software flow of the detected main control panel is incorrect, and if the data is correct, the RS232 serial port is driven well and the software flow of the detected main control panel is correct; meanwhile, the RS232 receives the report data of the tested board, whether the data are correct or not is checked, if not, the RS232 serial port drive is damaged or the calculation module of the tested main control board software is wrong, otherwise, the RS232 serial port drive is good and the flow of the tested main control board software is correct.
The hardware drive of the tested main control panel RS422, RS232 and the network port can be detected to be good or not through the tested receiving main control panel data type 1 process of the software system flow and the tested receiving main control panel data type 2 process of the software system flow, and whether the software system flow of the tested main control panel is correct or not can be detected.
4. IO test command process
The IO control is mainly to read and write the state of the IO port through RS232, so that whether the hardware IO of the tested main control board is good or not and whether serial port driving is good or not can be verified.
The control flow is shown in figure 5, and whether the control flow reads in the IO value corresponding to the detected main control panel or writes in the corresponding IO value to the detected main control software is judged;
according to IO resources on the plate, control commands are carried out on all IOs, the reading of IO values mainly comprises judging which group of IO values of the tested main control plate is read, the IO port values of the testing system corresponding to the connection of the tested main control plate are obtained, the corresponding IO values are printed out through the serial ports, namely the serial ports are used for outputting the high level and the low level (the high level is 1, and the low level is 0) of the current IO port; if the IO value printed out is inconsistent with the IO value of the measured main control panel, judging that the IO value corresponding to the measured main control panel is problematic, otherwise, the IO port is normal, and the high and low levels measured on the main control panel can be measured through the IO port corresponding to the oscilloscope; the invention can control the IO port and judge whether the IO is good or not in a flow way.
Writing IO values comprises judging which group of IO port values are written, setting high and low levels to the IO ports of the test system corresponding to the connection of the tested main control plate, measuring the IO port values of the corresponding main control plate, judging whether the set high and low levels correspond to the measured values, and if the set high and low levels do not correspond to the measured values, judging that the IO values corresponding to the tested main control plate have problems, otherwise, the IO ports are normal.
The IO port test can test whether the input/output IO port of the tested main control panel can work normally.
Example two
The embodiment provides a main control board software and hardware testing arrangement, includes:
the data acquisition module is used for polling the test data sent by the tested main control board in the search buffer pool, when the test data is equal to or greater than a preset minimum length, pre-fetching all the current test data in the buffer pool, preprocessing and checking, if the checking result is qualified, entering the next step, otherwise discarding the test data pre-fetched in the round;
the process execution module is used for judging the type of the test data aiming at the test data which is qualified in verification, and executing the following processes according to the judging result:
if the test data type is the data type 1, judging whether the data type is correct, if so, sending first event data to the tested main control board, receiving first report data returned by the tested main control board for the first event data, and judging whether faults exist in the hardware serial port and the software system flow of the tested main control board according to the first report data;
if the test data type is the data type 2, judging whether the data type is correct, if so, sending second event data to the tested main control board, receiving second report data returned by the tested main control board for the first event data, and judging whether a hardware serial port of the tested main control board has a fault according to the second report data;
if the test data type is the data type 3, entering a square wave generating command process, generating a square wave with adjustable pulse width and period, and sending the square wave to a tested main control board for testing the correctness of the hardware logic end code of the tested main control board;
if the test data type is the data type 4, entering an IO test command process for judging whether the IO port of the tested main control board is controllable or not.
A software and hardware testing system comprising: the device comprises a ZYNQ core unit, a communication unit, a DC-DC power supply unit, a storage unit and a bus transceiving unit;
the ZYNQ core unit is mainly used for running embedded system software and comprises the steps of processing control instructions, controlling a workflow and performing arithmetic operation and logic operation on data;
the communication unit mainly comprises a hardware driving design of 1-path gigabit Ethernet, 1-path RS422 serial ports and 2-path RS232 serial ports, wherein the Ethernet mainly meets the requirements of high-speed data exchange with other modules, and the RS422 and RS232 serial ports mainly meet the requirements of serial port communication with other modules;
the DC-DC power supply unit mainly comprises 3 paths of 12V DC power supplies, 1 path of 5V DC power supplies and multiple paths of 3.3V, 2.5V and 1.8V DC power supplies, wherein the 1 path of 12V power supplies are mainly used for supplying power to other modules linked with the main control board, and the 5V and 3.3V power supplies power to some low-power consumption peripheral equipment;
the storage unit mainly comprises an SD card storage circuit and mainly works to realize local storage record of a large amount of data and equipment states acquired during the test,
the main function of the bus transceiver unit is to realize the conversion of different working levels, the improvement of pin driving capability and the protection of the ZYNQ core unit IC chip when the control module is connected with other modules by data lines, and the other modules are internal modules and external modules for data exchange with the external control module, such as a spi.
Embodiment III:
the embodiment provides a main control board software and hardware testing system, which comprises a tested main control board and the main control board software and hardware testing device described in the second embodiment, wherein the tested main control board is provided with a software computing module and a hardware interface which is the same as a communication interface of the main control board software and hardware testing device, and the software computing module is used for computing corresponding report data according to event data.
The foregoing is only a preferred embodiment of the invention, it being noted that: it will be apparent to those skilled in the art that various modifications and adaptations can be made without departing from the principles of the present invention, and such modifications and adaptations are intended to be comprehended within the scope of the invention.
Claims (6)
1. A method for testing software and hardware of a main control board is characterized by comprising the following steps:
polling test data sent by a tested main control board in a search buffer pool, when the test data is equal to or greater than a preset minimum length, pre-fetching all the current test data in the buffer pool, preprocessing and checking, if the check result is qualified, entering the next step, otherwise discarding the test data pre-fetched in the round;
judging the type of the test data aiming at the test data which is qualified in verification, and executing the following processes according to the judging result:
if the test data type is the data type 1, sending first event data to the tested main control board, receiving first report data returned by the tested main control board aiming at the first event data, analyzing whether the first report data is correct, and judging whether faults exist in a hardware serial port, a network port and a software system flow of the tested main control board according to an analysis result of the first report data;
if the test data type is the data type 2, checking and analyzing whether the test data is correct, sending second event data to the tested main control board, receiving second return data returned by the tested main control board aiming at the second event data, analyzing whether the second return data is correct, and judging whether a hardware serial port of the tested main control board has faults according to a judging result of the test data and an analyzing result of the second return data;
if the test data type is the data type 3, entering a square wave generating command process, generating a square wave with adjustable pulse width and period, and sending the square wave to a tested main control board for testing whether the hardware logic end code of the tested main control board is correct or not;
if the test data type is the data type 4, entering an IO test command process for judging whether an IO port of the tested main control board is controllable or not;
if the test data type is data type 1, the executing process includes the steps of:
generating first event data of N different contents;
the N pieces of first event data are sent to a main control board to be tested through a serial port and a network port;
receiving first report data returned by the tested main control board software aiming at each first event data;
checking whether the first report data is correct or not according to the check bit, if not, judging that the serial port and the network port for transmitting the first event data are damaged, or judging that the software system flow of the tested main control board is wrong, if so, analyzing the first report data, if so, judging that the software system flow of the tested main control board is wrong, if so, judging that the serial port and the network port for transmitting the first event data are perfect and the software system flow of the tested main control board is correct;
if the test data type is data type 2, the process performed includes the steps of:
receiving test data of the type 2, which is sent by a tested main control board, through a serial port, checking and analyzing whether the received test data is correct, and simultaneously, sending a group of second event data to the main control board through a corresponding serial port for receiving the test data; when the received test data is checked and detected to be correct, if the test data is not passed, the corresponding serial port drive has a problem or the software system flow of the tested main control board is wrong; if the test data pass, whether the test data are correct or not is analyzed, if the test data are incorrect, the software system flow of the tested main control board is incorrect, and if the test data are correct, the corresponding serial port drive is complete, and the software system flow of the tested main control board is correct; after a group of second event data is sent to the main control board through the serial port, receiving second report data returned by the main control board to be tested for the second event data, checking whether the data are correct, and if the data are incorrect, judging that the serial port drive for sending the second event is damaged or the software system flow of the main control board to be tested is wrong;
if the test data and the second report data are both analyzed correctly, judging that the serial port drive for sending the second event is good and the software system flow of the tested main control board is correct;
if the test data type is data type 4, the executing IO test command process includes the steps of:
judging whether to read or write the assigned IO value; if the IO value is read, judging that the IO value comes from a specific IO port of the tested main control board, measuring the specific IO port value of the corresponding main control board, acquiring the IO port value of a test system connected with the tested main control board, printing out the corresponding IO value through a serial port, and judging that the specific IO port has a problem if the printed IO value is inconsistent with the measured value of the IO port of the tested main control board, and judging that the specific IO port is normal if the IO value is consistent with the measured value of the IO port of the tested main control board; if the value of the assigned IO value is written, judging that the specific IO port from the tested main control board is written, measuring the specific IO port value of the corresponding main control board, setting high and low levels to the IO port of the testing system connected with the tested main control board, judging whether the set high and low levels correspond to the measured value, if not, judging that the corresponding IO value of the tested main control board has a problem, and if so, the IO port is normal;
if the judging results of reading the IO value or writing the assigned IO value are that the IO ports are normal, the IO ports of the tested main control board are normal.
2. The method for testing software and hardware of a main control board according to claim 1, wherein the pre-processing and verifying the pre-fetched test data comprises:
checking the correctness of the test data and deleting redundant data;
checking whether the test data deleted by the redundant data is correct or not, if not, determining that the check result is unqualified, and discarding the prefetched data of the round; if the verification result is correct, the verification result is qualified.
3. A main control board software and hardware testing device for implementing the main control board software and hardware testing method according to any one of claims 1 or 2, comprising:
the data acquisition module is used for polling the test data sent by the tested main control board in the search buffer pool, when the test data is equal to or greater than a preset minimum length, pre-fetching all the current test data in the buffer pool, preprocessing and checking, if the checking result is qualified, entering the next step, otherwise discarding the test data pre-fetched in the round;
the process execution module is used for judging the type of the test data aiming at the test data which is qualified in verification, and executing the following processes according to the judging result:
if the test data type is the data type 1, sending first event data to the tested main control board, receiving first report data returned by the tested main control board aiming at the first event data, analyzing whether the first report data is correct, and judging whether faults exist in a hardware serial port, a network port and a software system flow of the tested main control board according to an analysis result of the first report data;
if the test data type is the data type 2, checking and analyzing whether the test data is correct, sending second event data to the tested main control board, receiving second return data returned by the tested main control board aiming at the second event data, analyzing whether the second return data is correct, and judging whether a hardware serial port of the tested main control board has faults according to a judging result of the test data and an analyzing result of the second return data;
if the test data type is the data type 3, entering a square wave generating command process, generating a square wave with adjustable pulse width and period, and sending the square wave to a tested main control board for testing whether the hardware logic end code of the tested main control board is correct or not;
if the test data type is the data type 4, entering an IO test command process for judging whether the IO port of the tested main control board is controllable.
4. A main control board software and hardware testing device according to claim 3, wherein said testing device comprises: the ZYNQ core unit, the communication unit, the DC-DC power supply unit, the storage unit and the bus transceiver unit, wherein,
the ZYNQ core unit is provided with the data acquisition module and the process execution module;
the communication unit comprises 1 gigabit Ethernet, 1 RS422 serial port and 2 RS232 serial ports;
the DC-DC power supply unit is used for providing working power supply for each functional unit;
the storage unit comprises an SD card storage circuit and is used for storing data acquired during testing and equipment states;
and the bus transceiver unit is used for data transmission between the ZYNQ core unit and each functional unit.
5. The main control board software and hardware testing system is characterized by comprising a main control board to be tested and the main control board software and hardware testing device according to any one of claims 3 and 4, wherein the main control board to be tested and the main control board software and hardware testing device are provided with the same type of communication interfaces.
6. The system according to claim 5, wherein the main control board to be tested is provided with a software calculation module and a hardware interface identical to a communication interface of the main control board software and hardware testing device, and the software calculation module is used for calculating corresponding report data according to the event data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211292170.2A CN115599074B (en) | 2022-10-21 | 2022-10-21 | Main control board software and hardware testing method, device and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211292170.2A CN115599074B (en) | 2022-10-21 | 2022-10-21 | Main control board software and hardware testing method, device and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN115599074A CN115599074A (en) | 2023-01-13 |
| CN115599074B true CN115599074B (en) | 2023-08-29 |
Family
ID=84848019
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211292170.2A Active CN115599074B (en) | 2022-10-21 | 2022-10-21 | Main control board software and hardware testing method, device and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115599074B (en) |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101847123A (en) * | 2010-05-26 | 2010-09-29 | 北京航空航天大学 | Construction method of airborne computer software testing general system |
| KR101019166B1 (en) * | 2009-11-30 | 2011-03-04 | 재단법인대구경북과학기술원 | Automated testing method and system for embedded software |
| CN107272663A (en) * | 2017-07-28 | 2017-10-20 | 北京精密机电控制设备研究所 | A kind of quick checking device of 1553B bus types servo-drive system test equipment |
| CN107315679A (en) * | 2017-05-12 | 2017-11-03 | 昆明奥多智能科技有限公司 | A kind of embedded software automation exact p-value method and test system |
| CN107562635A (en) * | 2017-09-15 | 2018-01-09 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Embedded software test accessory system |
| CN108732443A (en) * | 2018-05-21 | 2018-11-02 | 湖北三江航天万峰科技发展有限公司 | A kind of Auto-Test System and method based on Linux |
| CN110837035A (en) * | 2018-08-15 | 2020-02-25 | 珠海恒途电子有限公司 | Software and hardware testing system and method for air conditioning system |
| CN111459143A (en) * | 2020-04-26 | 2020-07-28 | 上海航天计算机技术研究所 | Multi-serial port communication self-closed loop detection system and method |
| CN114019938A (en) * | 2021-10-15 | 2022-02-08 | 上海华虹集成电路有限责任公司 | Microcontroller chip communication interface test system and method thereof |
-
2022
- 2022-10-21 CN CN202211292170.2A patent/CN115599074B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101019166B1 (en) * | 2009-11-30 | 2011-03-04 | 재단법인대구경북과학기술원 | Automated testing method and system for embedded software |
| CN101847123A (en) * | 2010-05-26 | 2010-09-29 | 北京航空航天大学 | Construction method of airborne computer software testing general system |
| CN107315679A (en) * | 2017-05-12 | 2017-11-03 | 昆明奥多智能科技有限公司 | A kind of embedded software automation exact p-value method and test system |
| CN107272663A (en) * | 2017-07-28 | 2017-10-20 | 北京精密机电控制设备研究所 | A kind of quick checking device of 1553B bus types servo-drive system test equipment |
| CN107562635A (en) * | 2017-09-15 | 2018-01-09 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Embedded software test accessory system |
| CN108732443A (en) * | 2018-05-21 | 2018-11-02 | 湖北三江航天万峰科技发展有限公司 | A kind of Auto-Test System and method based on Linux |
| CN110837035A (en) * | 2018-08-15 | 2020-02-25 | 珠海恒途电子有限公司 | Software and hardware testing system and method for air conditioning system |
| CN111459143A (en) * | 2020-04-26 | 2020-07-28 | 上海航天计算机技术研究所 | Multi-serial port communication self-closed loop detection system and method |
| CN114019938A (en) * | 2021-10-15 | 2022-02-08 | 上海华虹集成电路有限责任公司 | Microcontroller chip communication interface test system and method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN115599074A (en) | 2023-01-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102103535B (en) | Multicore processor, and system and method for debugging multicore processor | |
| US7225357B2 (en) | SDIO card development system | |
| CN101105782B (en) | Border scanning system based on high-performance computer communication framework and method therefor | |
| CN106647701B (en) | A kind of aero-engine control unit BIT test method | |
| CN101788945A (en) | Diagnostic test system and method for electronic system with multiple circuit boards or multiple modules | |
| CN103376340B (en) | A kind of keyset, multi-platform serial test system and method | |
| CN113514759B (en) | Multi-core test processor and integrated circuit test system and method | |
| CN104569794A (en) | FPGA on-line tester based on boundary scan structure and testing method thereof | |
| CN104656632A (en) | Integrated interface test system and detection method for aircraft semi-physical simulation tests | |
| JP5308098B2 (en) | Information processing apparatus test program and method | |
| CN102917242A (en) | Testing system and testing method of multi-format video decoder | |
| CN202614902U (en) | Function testing device for digital signal processor (DSP) chip | |
| CN108508877A (en) | A kind of T-BOX test devices and test method | |
| CN103137212A (en) | Synchronous dynamic random access memory (SDRAM) testing method | |
| CN103197914A (en) | Multiple processor delayed execution | |
| CN115599074B (en) | Main control board software and hardware testing method, device and system | |
| CN101095119B (en) | Device and method for analyzing embedded systems with test interfaces | |
| CN104461796B (en) | JTAG debugging modules and adjustment method for embedded 8051CPU | |
| CN111008102B (en) | FPGA accelerator card high-speed interface SI test control device, system and method | |
| CN111060807B (en) | High-speed integrated circuit test platform based on SoC and test method thereof | |
| CN101706746A (en) | Device and method for carrying out online debugging on memory interface circuit | |
| CN100511172C (en) | Inter-board transparent transmission bus test device and method thereof | |
| CN113409873B (en) | System, method and executing device for testing erasing interference | |
| CN208781208U (en) | Pci bus test board | |
| CN100397357C (en) | Data access device of peripheral element extension interface and its method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: Building 4, Jiangguang Smart City East Garden, No. 15 Wenchang East Road, Guangling District, Yangzhou City, Jiangsu Province, 225006 Patentee after: Yangzhou Yuan Electronic Technology Co.,Ltd. Country or region after: China Address before: Building 4, Dongyuan, Jiangguang smart city, No. 15, Wenchang East Road, Guangling District, Yangzhou City, Jiangsu Province 225002 Patentee before: YANGZHOU YU'AN ELECTRONIC TECHNOLOGY CO.,LTD. Country or region before: China |
|
| CP03 | Change of name, title or address |