CN115361029B - Dual-mode scattering communication terminal based on VPX architecture - Google Patents

Dual-mode scattering communication terminal based on VPX architecture Download PDF

Info

Publication number
CN115361029B
CN115361029B CN202210972498.2A CN202210972498A CN115361029B CN 115361029 B CN115361029 B CN 115361029B CN 202210972498 A CN202210972498 A CN 202210972498A CN 115361029 B CN115361029 B CN 115361029B
Authority
CN
China
Prior art keywords
unit
service
information
monitoring
frequency conversion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202210972498.2A
Other languages
Chinese (zh)
Other versions
CN115361029A (en
Inventor
平先仙
李经安
余金磊
沈斌松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 54 Research Institute
Original Assignee
CETC 54 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 54 Research Institute filed Critical CETC 54 Research Institute
Priority to CN202210972498.2A priority Critical patent/CN115361029B/en
Publication of CN115361029A publication Critical patent/CN115361029A/en
Application granted granted Critical
Publication of CN115361029B publication Critical patent/CN115361029B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/005Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission adapting radio receivers, transmitters andtransceivers for operation on two or more bands, i.e. frequency ranges
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69Spread spectrum techniques
    • H04B1/713Spread spectrum techniques using frequency hopping
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Abstract

The invention discloses a dual-mode scattering communication terminal based on a VPX architecture, and belongs to the technical field of satellite communication. The terminal comprises two paths of modulation and demodulation units, two paths of L frequency conversion unit rear plug-ins, a clock service unit, a monitoring service unit, a VPX backboard and the like. The system adopts the form of mutual insertion of front and back boards of a VPX framework, two paths of modulation and demodulation units and two paths of L frequency conversion units form two scattering baseband channels, a clock service unit completes 10MHz reference input, simultaneously provides one path of IP service and one path of service voice for a first path of scattering baseband channel, and a monitoring service unit completes a monitoring function and simultaneously provides one path of IP service and one path of service voice for a second path of scattering baseband channel. The invention has high integration level, flexible use, advanced frequency hopping algorithm and channel estimation algorithm, supports the rate self-adaption function and has better system performance.

Description

Dual-mode scattering communication terminal based on VPX architecture
Technical Field
The invention relates to the technical field of satellite communication, in particular to a dual-mode scattering communication terminal based on a VPX architecture.
Background
The antenna system, the communication frequency band and the application mode of the existing scattering communication system are different, and a single-antenna scattering communication system and a double-antenna scattering communication system are provided; the communication frequency band is provided with a C frequency band and a KU frequency band; the application mode comprises point-to-point communication and point-to-two-point communication; resulting in diversification and complication of the scattering communication terminal. The communication terminal which can support both a single antenna scattering communication system and a double antenna scattering communication system, can be expanded to different radio frequencies, can be used for point-to-point communication, point-to-two point communication or can be used with a satellite communication co-platform is a development trend of the scattering communication terminal.
Disclosure of Invention
In view of this, the present invention provides a dual mode scattering communication terminal based on VPX architecture. The communication terminal has high integration level, flexible use, advanced frequency hopping algorithm and channel estimation algorithm, and better system performance.
In order to achieve the above purpose, the technical scheme adopted by the invention is as follows:
a dual-mode scattering communication terminal based on a VPX architecture comprises a first modem unit (1), a second modem unit (2), a clock service unit (3), a monitoring service unit (4), a first L frequency conversion unit (5), a second L frequency conversion unit (6), a first L frequency conversion unit rear plug-in (7), a second L frequency conversion unit rear plug-in (8) and a VPX backboard (9);
the clock service unit (3) provides one path of IP service and one path of service call to the first modem unit (1) through the VPX backboard (9), and simultaneously provides 10MHz reference for the two modem units and the two L frequency conversion units;
the monitoring service unit (4) provides one path of IP service and one path of service call to the second modulation and demodulation unit (2) through the VPX backboard (9), and simultaneously provides monitoring information for the two modulation and demodulation units and the two L frequency conversion units;
the first modem unit (1) is used for completing the interface processing, coding and modulation functions of the first path of IP service and service call, wherein a frequency signal is output to the L frequency conversion unit (5), and meanwhile, 10MHz reference is provided for the second modem unit (2), and 10MHz reference and monitoring information are provided for the first L frequency conversion unit (5);
the output signals in the first L frequency conversion unit (5) are transmitted to the L frequency conversion unit rear plug-in unit (7) through the VPX backboard (9) so as to be output;
the first L frequency conversion unit rear plug-in unit (7) receives an intermediate frequency signal, transmits the intermediate frequency signal to the first L frequency conversion unit (5) through the VPX backboard (9), and outputs the intermediate frequency signal to the first modulation and demodulation unit (1) after the first L frequency conversion unit (5) finishes down-conversion of the received intermediate frequency signal, the first modulation and demodulation unit (1) finishes demodulation, decoding and interface processing of the signal and then outputs the signal to the clock service unit (3) through the VPX backboard (9), and the clock service unit (3) outputs network port service and service telephone;
the second modem unit (2) completes the interface processing, coding and decoding and modulation and demodulation functions of the second path IP service and service telephone, wherein the frequency signal is output to the second L frequency conversion unit (6), and meanwhile, monitoring information is provided for the first modem unit (1) and 10MHz reference and monitoring information are provided for the second L frequency conversion unit (6);
the output signals in the L frequency conversion unit (6) are transmitted to a second L frequency conversion unit rear plug-in unit (8) through a VPX backboard (9) so as to be output;
the second L frequency conversion unit rear plug-in unit (8) receives the intermediate frequency signal, transmits the intermediate frequency signal to the second L frequency conversion unit (6) through the VPX backboard (9), and outputs the intermediate frequency signal to the second modulation and demodulation unit (2) after the second L frequency conversion unit (6) finishes down-conversion of the received intermediate frequency signal, the second modulation and demodulation unit (2) finishes demodulation, decoding and interface processing of the signal and then outputs the signal to the monitoring service unit (4) through the VPX backboard (9), and the monitoring service unit (4) outputs network port service and service telephone;
further, the two modulation and demodulation units comprise a clock shunt (11), a monitoring shunt (12), a network port PHY chip (13), a first Xilinx FPGA (14), a second Xilinx FPGA (15), an AD9154 (16), an AD9516 (17), an AD9434 (18) and a digital intermediate frequency amplifier (19);
the clock branching (11) receives the 10MHz reference signal from the clock service unit (3) through the VPX backboard (9), branches the 10MHz reference signal and outputs the 10MHz reference signal to the modulation and demodulation unit (2) and the corresponding L frequency conversion unit;
the monitoring shunt (12) is used for shunting the monitoring signal from the monitoring service unit (4) through the VPX backboard (9) and outputting the monitoring signal to the first modulation-demodulation unit (1) and the corresponding L frequency conversion unit;
IP information from a clock service unit (3) or a monitoring service unit (4) is processed through a network port PHY chip (13) and then is output to a first Xilinx FPGA (14), service information is directly output to the first Xilinx FPGA (14) through a VPX back plate (9), the first Xilinx FPGA (14) is subjected to service processing, packet disassembly and framing and then is output to a second Xilinx FPGA (15) for turbo coding, the encoded information is sent back to the first Xilinx FPGA (14) for waveform shaping modulation and then is output to an AD9154 (16) for DA conversion, and signals after DA conversion are output to a corresponding L frequency conversion unit;
the receiving end receives the intermediate frequency input signal of the corresponding L frequency conversion unit, firstly enters a digital intermediate frequency amplifier (19), amplifies according to the size of the signal, outputs the amplified signal to an AD9434 (18) for AD conversion, outputs the AD converted signal to a first Xilinx FPGA (14) for demodulation, outputs the demodulated information to a second Xilinx FPGA (15) for channel decoding, sends the decoded signal back to the first Xilinx FPGA (14) for business processing, outputs network port data and service words after processing, outputs the network port data and service words to a VPX backboard (9), and finally outputs IP business information and service information through a clock business unit (3) or a monitoring business unit (4);
AD9516 (17) is used to generate a stable clock for use in AD conversion, DA conversion and modem algorithms.
Further, the clock service unit (3) comprises 10MHz processing (31), first voice processing (32) and first network port voltage transformation (33);
the 10MHz processing (31) is used for completing the level conversion processing of the 10MHz reference input;
the first voice processing (32) is used for completing the processing of the input service voice;
the first network port voltage transformation (33) is used for completing the level conversion function of network port data, and processed 10MHz information, service voice information and network port information are all output to the first modem unit (1) through the VPX backboard (9);
the receiving end receives voice information from the first modem unit (1), processes the voice information for the first voice processing unit (32) through the VPX backboard (9), outputs the processed information from the service interface, receives IP service information from the first modem unit (1), processes the IP service information for the first network port through the VPX backboard (9), and outputs the processed information from the IP service interface.
Further, the monitoring service unit (4) comprises monitoring analysis (41), second voice processing (42) and second network port transformation (43);
the monitoring analysis (41) comprises an ARM chip, analyzes and processes the received monitoring information and outputs the monitoring information, the second voice processing (42) finishes the processing of the input service voice, the second network port voltage transformation (43) finishes the level conversion function of network port data, and the processed monitoring information, service voice information and network port information are all output to the second modulation and demodulation unit (2) through the VPX backboard (9);
the receiving end receives voice information from the second modem unit (2), processes the voice information for the second voice processing (42) through the VPX backboard (9), outputs the processed information from the service interface, receives IP service information from the second modem unit (2), processes the IP service information for the second network port through the VPX backboard (9), and outputs the processed information from the IP service interface.
The beneficial effects generated by adopting the technical scheme are as follows:
1. the invention adopts a VPX architecture, and the front and rear boards are mutually inserted and comprise two scattering communication baseband channels, each channel can be independently used to realize respective single-antenna point-to-two-point communication, and can also be combined for use to realize high-capacity double-antenna point-to-point communication;
2. the two paths of scattering baseband channels of the invention output L-band intermediate frequency, and can be externally connected with radio frequencies of different frequency bands.
3. The invention supports the satellite communication baseband board card, and the second path of scattering channel can be externally connected with satellite communication radio frequency, so that the invention can be applied to a scattering satellite dual-mode communication system.
4. The VPX architecture is adopted, and the method can be extended to a plurality of scattering channels to lay a foundation for scattering networking
5. The invention has high integration level, flexible use, and better system performance by adopting an advanced frequency hopping algorithm and a channel estimation algorithm.
Drawings
Fig. 1 is an electrical schematic diagram of a dual-mode scattering communication terminal based on VPX architecture according to the present invention.
Fig. 2 is an electrical schematic diagram of a modem unit of the present invention.
Fig. 3 is an electrical schematic of a clock traffic unit of the present invention.
Fig. 4 is an electrical schematic of a monitoring service unit of the present invention.
Detailed Description
The invention will be further described with reference to the drawings and detailed description.
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings of the embodiments will be briefly described below, and it will be apparent that the drawings in the following description are only some embodiments of the present invention, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
A dual-mode scattering communication terminal based on a VPX architecture comprises a first modem unit (1), a second modem unit (2), a clock service unit (3), a monitoring service unit (4), a first L frequency conversion unit (5), a second L frequency conversion unit (6), a first L frequency conversion unit rear plug-in (7), a second L frequency conversion unit rear plug-in (8) and a VPX backboard (9).
The clock service unit (3) provides one path of IP service and one path of service call to the first modem unit (1) through the VPX backboard (9), and simultaneously provides 10MHz reference for the two modem units and the two L frequency conversion units;
the monitoring service unit (4) provides one path of IP service and one path of service call to the second modulation and demodulation unit (2) through the VPX backboard (9), and simultaneously provides monitoring information for the two modulation and demodulation units and the two L frequency conversion units;
the first modem unit (1) completes the interface processing, coding and modulation functions of the first path of IP business and service telephone, wherein a frequency signal is output to the first L frequency conversion unit (5), and meanwhile, 10MHz reference is provided for the second modem unit (2), and 10MHz reference and monitoring information are provided for the first L frequency conversion unit (5);
the output signal in the first L frequency conversion unit (5) is transmitted to the first L frequency conversion unit rear plug-in unit (7) through the VPX backboard (9) so as to be output;
the first L frequency conversion unit rear plug-in unit (7) receives an intermediate frequency signal, transmits the intermediate frequency signal to the first L frequency conversion unit (5) through the VPX backboard (9), and outputs the intermediate frequency signal to the first modulation and demodulation unit (1) after the first L frequency conversion unit (5) finishes down-conversion of the received intermediate frequency signal, the first modulation and demodulation unit (1) finishes demodulation, decoding and interface processing of the signal and then outputs the signal to the clock service unit (3) through the VPX backboard (9), and the clock service unit (3) outputs network port service and service calls;
the second modem unit (2) completes the interface processing, coding and modulation functions of the second path IP business and service telephone, wherein the frequency signal is output to the second L frequency conversion unit (6), and meanwhile, monitoring information is provided for the first modem unit (1), and 10MHz reference and monitoring information are provided for the second L frequency conversion unit (6);
the output signal in the second L frequency conversion unit (6) is transmitted to a second L frequency conversion unit rear plug-in unit (8) through a VPX backboard (9) so as to be output;
the second L frequency conversion unit rear plug-in unit (8) receives the intermediate frequency signal, transmits the intermediate frequency signal to the second L frequency conversion unit (6) through the VPX backboard (9), and outputs the intermediate frequency signal to the second modulation and demodulation unit (2) after the second L frequency conversion unit (6) finishes down-conversion of the received intermediate frequency signal, the second modulation and demodulation unit (2) finishes demodulation, decoding and interface processing of the signal and then outputs the signal to the monitoring service unit (4) through the VPX backboard (9), and the monitoring service unit (4) outputs network port service and service calls.
The modem units (1) and (2) comprise a clock shunt (11), a monitoring shunt (12), a network port PHY chip (13), a first Xilinx FPGA (14), a second Xilinx FPGA (15), an AD9154 (16), an AD9516 (17), an AD9434 (18) and a digital intermediate frequency amplifier (19);
the clock branching (11) receives the 10MHz reference signal from the clock service unit (3) through the VPX backboard (9), branches the 10MHz reference signal and outputs the 10MHz reference signal to the modulation and demodulation unit (2) and the corresponding L frequency conversion unit;
the monitoring shunt (12) is used for shunting the monitoring signal from the monitoring service unit (4) through the VPX backboard (9) and outputting the monitoring signal to the first modulation-demodulation unit (1) and the corresponding L frequency conversion unit;
IP information from a clock service unit (3) or a monitoring service unit (4) is processed through a network port PHY chip (13) and then is output to a first Xilinx FPGA (14), service information is directly output to the first Xilinx FPGA (14) through a VPX back plate (9), the first Xilinx FPGA (14) is subjected to service processing, packet disassembly and framing and then is output to a second Xilinx FPGA (15) for turbo coding, the encoded information is sent back to the first Xilinx FPGA (14) for waveform shaping modulation and then is output to an AD9154 (16) for DA conversion, and signals after DA conversion are output to a corresponding L frequency conversion unit;
the receiving end receives the intermediate frequency input signal of the corresponding L frequency conversion unit, firstly enters a digital intermediate frequency amplifier (19), amplifies according to the size of the signal, outputs the amplified signal to an AD9434 (18) for AD conversion, outputs the AD converted signal to a first Xilinx FPGA (14) for demodulation, outputs the demodulated information to a second Xilinx FPGA (15) for channel decoding, sends the decoded signal back to the first Xilinx FPGA (14) for business processing, outputs network port data and service words after processing, outputs the network port data and service words to a VPX backboard (9), and finally outputs IP business information and service information through a clock business unit (3) or a monitoring business unit (4);
AD9516 (17) is used to generate a stable clock for use in AD conversion, DA conversion and modem algorithms.
The clock service unit (3) comprises 10MHz processing (31), first voice processing (32) and first network port voltage transformation (33);
the 10MHz processing (31) is used for completing the level conversion processing of the 10MHz reference input;
the first voice processing (32) is used for completing the processing of the input service voice;
the first network port voltage transformation (33) is used for completing the level conversion function of network port data, and processed 10MHz information, service voice information and network port information are all output to the first modem unit (1) through the VPX backboard (9);
the receiving end receives voice information from the first modem unit (1), processes the voice information for the first voice processing unit (32) through the VPX backboard (9), outputs the processed information from the service interface, receives IP service information from the first modem unit (1), processes the IP service information for the first network port through the VPX backboard (9), and outputs the processed information from the IP service interface.
The monitoring service unit (4) comprises monitoring analysis (41), second voice processing (42) and second network port transformation (43);
the monitoring analysis (41) comprises an ARM chip, analyzes and processes the received monitoring information and outputs the monitoring information, the second voice processing (42) finishes the processing of the input service voice, the second network port voltage transformation (43) finishes the level conversion function of network port data, and the processed monitoring information, service voice information and network port information are all output to the second modulation and demodulation unit (2) through the VPX backboard (9);
the receiving end receives voice information from the second modem unit (2), processes the voice information for the second voice processing (42) through the VPX backboard (9), outputs the processed information from the service interface, receives IP service information from the second modem unit (2), processes the IP service information for the second network port through the VPX backboard (9), and outputs the processed information from the IP service interface.
The following is a more specific example:
FIG. 1 is an electrical schematic diagram of a dual-mode scattering communication terminal based on VPX architecture according to the present invention; the system comprises a first modem unit 1, a second modem unit 2, a clock service unit 3, a monitoring service unit 4, a first L frequency conversion unit 5, a second L frequency conversion unit 6, a first L frequency conversion unit rear plug-in 7, a second L frequency conversion unit rear plug-in 8 and a VPX backboard 9;
the clock service unit 3 provides one path of IP service and one path of service call to the first modem unit 1 through the VPX backboard 9, and simultaneously provides 10MHz reference for the two modem units and the two L frequency conversion units;
the monitoring service unit 4 provides one path of IP service and one path of service call to the second modem unit 2 through the VPX backboard 9, and provides monitoring information for the two modem units and the two L frequency conversion units;
the first modem unit 1 is used for completing the functions of interface processing, coding and modulation of the first path of IP service and service telephone, wherein a frequency signal is output to the first L frequency conversion unit 5, and meanwhile, 10MHz reference is provided for the second modem unit 2, and 10MHz reference and monitoring information are provided for the first L frequency conversion unit 5;
the output signal in the first L frequency conversion unit 5 is transmitted to the first L frequency conversion unit rear plug-in unit 7 through the VPX backboard 9 so as to be output;
the first L frequency conversion unit rear plug-in unit 7 receives the intermediate frequency signal and transmits the intermediate frequency signal to the first L frequency conversion unit 5 through the VPX backboard 9, the first L frequency conversion unit 5 receives the down-conversion of the intermediate frequency signal and outputs the down-conversion to the first modulation and demodulation unit 1, the first modulation and demodulation unit 1 demodulates, decodes and interfaces the signal and outputs the signal to the clock service unit 3 through the VPX backboard 9 after finishing the signal demodulation, decoding and interface processing, and the clock service unit 3 outputs network port service and service call;
the second modem unit 2 completes the interface processing, coding and modulation functions of the second path IP business and service telephone, wherein the frequency signal is output to the second L frequency conversion unit 6, and meanwhile, monitoring information is provided for the first modem unit 1, and 10MHz reference and monitoring information are provided for the second L frequency conversion unit 6;
the output signal in the second L frequency conversion unit 6 is transmitted to the second L frequency conversion unit rear plug-in unit 8 through the VPX backboard 9 so as to be output;
the second L frequency conversion unit rear plug-in unit 8 receives the intermediate frequency signal, and transmits the intermediate frequency signal to the second L frequency conversion unit 6 through the VPX backboard 9, the second L frequency conversion unit 6 outputs the intermediate frequency signal to the second modem unit 2 after finishing receiving the down-conversion of the intermediate frequency signal, the second modem unit 2 outputs the intermediate frequency signal to the monitoring service unit 4 through the VPX backboard 9 after finishing demodulation, decoding and interface processing of the signal, and the monitoring service unit 4 outputs network port service and service call.
Fig. 2 is an electrical schematic diagram of a modem unit according to the present invention, including a clock branch 11, a monitoring branch 12, a network port PHY chip 13, a first Xilinx FPGA 14, a second Xilinx FPGA 15, an AD915416, an AD951617, an AD943418, and a digital intermediate frequency amplifier 19;
the clock branching 11 receives the 10MHz reference signal from the clock service unit 3 through the VPX backboard 9, branches the 10MHz reference signal, and outputs the 10MHz reference signal to the modem unit 2 and the corresponding L frequency conversion unit;
the monitoring shunt 12 completes the shunt of the monitoring signal from the monitoring service unit 4 through the VPX backboard 9 and outputs the monitoring signal to the modulation and demodulation unit 1 and the corresponding L frequency conversion unit;
IP information from the clock service unit 3 or the monitoring service unit 4 is processed by the network port PHY chip 13 and then is output to the first Xilinx FPGA 14, service information is directly output to the first Xilinx FPGA 14 through the VPX back plate 9, various services are processed by the first Xilinx FPGA 14 to be unpacked and framed and then are output to the second Xilinx FPGA 15 to be turbo-encoded, the encoded information is sent back to the first Xilinx FPGA 14 to be waveform-molded and modulated and then is output to the AD915416 to be DA-converted, and signals after DA conversion are output to the corresponding L frequency conversion units;
the receiving end receives the intermediate frequency input signal of the corresponding L frequency conversion unit, firstly enters the digital intermediate frequency amplifier 19, amplifies according to the signal size, outputs the amplified signal to the AD943418 for AD conversion, outputs the signal after AD conversion to the first Xilinx FPGA 14 for demodulation, outputs the demodulated information to the second Xilinx FPGA 15 for channel decoding, sends the decoded signal back to the first Xilinx FPGA 14 for business processing, outputs network port data and service words after processing, outputs the network port data and service words to the VPX backboard 9, and finally outputs IP business information and service information through the clock business unit 3 or the monitoring business unit 4.
The AD951617 is used to generate a stable clock for use by AD conversion, DA conversion, and modem algorithms.
Examples the first Xilinx FPGA 14 and the second Xilinx FPGA 15 were FPGA chips manufactured by Xilinx corporation, and the AD915416, AD951617, and AD943418 were manufactured by chips manufactured by ADI corporation in the united states.
Fig. 3 is an electrical schematic diagram of a clock service unit of the present invention, including a 10MHz process 31, a first voice process 32, and a first portal voltage transformation 33.
The 10MHz processing 31 completes the level conversion processing for the 10MHz reference input;
first voice processing 32 completes processing the incoming service voice;
the first network port voltage transformation 33 completes the level conversion function of network port data, and the processed 10MHz information, service voice information and network port information are all output to the first modem unit 1 through the VPX backboard 9;
the receiving end receives the voice information from the first modem unit 1, processes the voice information through the VPX backboard 9 to the first voice processing 32, outputs the processed information from the service interface, receives the IP service information from the first modem unit 1, processes the IP service information through the VPX backboard 9 to the first network port transformer 33, and outputs the processed information from the IP service interface.
Fig. 4 is an electrical schematic diagram of a monitoring service unit according to the present invention, including a monitoring analysis 41, a second voice processing 42, and a second network port voltage transformation 43;
the monitoring analysis 41 comprises an ARM chip, analyzes and processes the received monitoring information and outputs the analyzed monitoring information, the second voice processing 42 finishes the processing of the input service voice, the second network port voltage transformation 43 finishes the level conversion function of network port data, and the processed monitoring information, service voice information and network port information are all output to the second modem unit 2 through the VPX backboard 9;
the receiving end receives the voice information from the second modem unit 2, processes the voice information through the VPX backboard 9 to the second voice processing 42, outputs the processed information from the service interface, receives the IP service information from the second modem unit 2, processes the IP service information through the VPX backboard 9 to the second network interface voltage transformation 43, and outputs the processed information from the IP service interface. Wherein the monitoring analysis 41 is made of a T3 pro chip.
The invention briefly works as follows:
the terminal adopts the form of mutual insertion of the front and rear boards of the VPX framework, and two paths of modulation-demodulation units and two paths of L frequency conversion units form two scattering baseband channels. The two paths of modulation and demodulation units are respectively inserted into the clock service unit and the monitoring service unit from front to back, the clock service unit completes 10MHz reference input, provides one path of IP service and one path of service voice for the first path of scattering baseband channel, the monitoring service unit completes monitoring function, simultaneously provides one path of IP service and one path of service voice for the second path of scattering baseband channel, the two paths of modulation and demodulation units complete processing, coding and decoding and modulation and demodulation functions of respective IP information and voice information, and the L frequency conversion units corresponding to the two paths of modulation and demodulation units complete signal up-down conversion functions of the corresponding scattering channels.
And the two scattering baseband channels can be independently used for realizing the respective single-antenna point-to-two-point communication, and can also be combined for use for realizing the double-antenna point-to-point communication, and the two paths of scattering channel service are in a parallel transmission mode in a point-to-point communication mode, so that the service capacity is doubled. The invention has high integration level, flexible use, advanced frequency hopping algorithm and channel estimation algorithm, supports the rate self-adaption function and has better system performance.

Claims (4)

1. The dual-mode scattering communication terminal based on the VPX framework is characterized by comprising a first modem unit (1), a second modem unit (2), a clock service unit (3), a monitoring service unit (4), a first L frequency conversion unit (5), a second L frequency conversion unit (6), a first L frequency conversion unit rear plug-in (7), a second L frequency conversion unit rear plug-in (8) and a VPX backboard (9);
the clock service unit (3) provides one path of IP service and one path of service call to the first modem unit (1) through the VPX backboard (9), and simultaneously provides 10MHz reference for the two modem units and the two L frequency conversion units;
the monitoring service unit (4) provides one path of IP service and one path of service call to the second modulation and demodulation unit (2) through the VPX backboard (9), and simultaneously provides monitoring information for the two modulation and demodulation units and the two L frequency conversion units;
the first modem unit (1) is used for completing the interface processing, coding and modulation functions of the first path of IP service and service call, wherein a frequency signal is output to the first L frequency conversion unit (5), and meanwhile, 10MHz reference is provided for the second modem unit (2), and 10MHz reference and monitoring information are provided for the first L frequency conversion unit (5);
the output signals in the first L frequency conversion unit (5) are transmitted to the first L frequency conversion unit rear plug-in unit (7) through the VPX backboard (9) so as to be output;
the first L frequency conversion unit rear plug-in unit (7) receives an intermediate frequency signal, transmits the intermediate frequency signal to the first L frequency conversion unit (5) through the VPX backboard (9), and outputs the intermediate frequency signal to the first modulation and demodulation unit (1) after the first L frequency conversion unit (5) finishes down-conversion of the received intermediate frequency signal, the first modulation and demodulation unit (1) finishes demodulation, decoding and interface processing of the signal and then outputs the signal to the clock service unit (3) through the VPX backboard (9), and the clock service unit (3) outputs network port service and service telephone;
the second modem unit (2) completes the interface processing, coding and modulation functions of the second path IP service and service telephone, wherein the frequency signal is output to the second L frequency conversion unit (6), and meanwhile, monitoring information is provided for the first modem unit (1) and 10MHz reference and monitoring information are provided for the second L frequency conversion unit (6);
the output signals in the second L frequency conversion unit (6) are transmitted to a second L frequency conversion unit rear plug-in unit (8) through a VPX backboard (9) so as to be output;
the second L frequency conversion unit rear plug-in unit (8) receives the intermediate frequency signal, transmits the intermediate frequency signal to the second L frequency conversion unit (6) through the VPX backboard (9), and outputs the intermediate frequency signal to the second modulation and demodulation unit (2) after the second L frequency conversion unit (6) finishes receiving the down-conversion of the intermediate frequency signal, the second modulation and demodulation unit (2) finishes demodulation, decoding and interface processing of the signal and then outputs the signal to the monitoring service unit (4) through the VPX backboard (9), and the monitoring service unit (4) outputs network port service and service telephone.
2. The VPX architecture-based dual-mode scattering communication terminal according to claim 1, wherein both modem units comprise a clock branch (11), a monitoring branch (12), a network port PHY chip (13), a first Xilinx FPGA (14), a second Xilinx FPGA (15), an AD9154 (16), an AD9516 (17), an AD9434 (18), a digital intermediate frequency amplifier (19);
the clock branching unit (11) receives the 10MHz reference signal from the clock service unit (3) through the VPX backboard (9), branches the 10MHz reference signal and outputs the 10MHz reference signal to the second modem unit (2) and the corresponding L frequency conversion units;
the monitoring shunt (12) is used for shunting the monitoring signal from the monitoring service unit (4) through the VPX backboard (9) and outputting the monitoring signal to the first modulation-demodulation unit (1) and the corresponding L frequency conversion unit;
IP information from a clock service unit (3) or a monitoring service unit (4) is processed through a network port PHY chip (13) and then is output to a first Xilinx FPGA (14), service information is directly output to the first Xilinx FPGA (14) through a VPX back plate (9), the first Xilinx FPGA (14) is subjected to service processing, packet disassembly and framing and then is output to a second Xilinx FPGA (15) for turbo coding, the encoded information is sent back to the first Xilinx FPGA (14) for waveform shaping modulation and then is output to an AD9154 (16) for DA conversion, and signals after DA conversion are output to a corresponding L frequency conversion unit;
the receiving end receives the intermediate frequency input signal of the corresponding L frequency conversion unit, firstly enters a digital intermediate frequency amplifier (19), amplifies according to the size of the signal, outputs the amplified signal to an AD9434 (18) for AD conversion, outputs the AD converted signal to a first Xilinx FPGA (14) for demodulation, outputs the demodulated information to a second Xilinx FPGA (15) for channel decoding, sends the decoded signal back to the first Xilinx FPGA (14) for business processing, outputs network port data and service words after processing, outputs the network port data and service words to a VPX backboard (9), and finally outputs IP business information and service information through a clock business unit (3) or a monitoring business unit (4);
AD9516 (17) is used to generate a stable clock for use in AD conversion, DA conversion and modem algorithms.
3. A dual-mode scattering communication terminal based on VPX architecture according to claim 1, characterized in that the clock service unit (3) comprises a 10MHz process (31), a first voice process (32), a first portal transformation (33);
the 10MHz processing (31) is used for completing the level conversion processing of the 10MHz reference input;
the first voice processing (32) is used for completing the processing of the input service voice;
the first network port voltage transformation (33) is used for completing the level conversion function of network port data, and processed 10MHz information, service voice information and network port information are all output to the first modem unit (1) through the VPX backboard (9);
the receiving end receives voice information from the first modem unit (1), processes the voice information for the first voice processing unit (32) through the VPX backboard (9), outputs the processed information from the service interface, receives IP service information from the first modem unit (1), processes the IP service information for the first network port through the VPX backboard (9), and outputs the processed information from the IP service interface.
4. The VPX architecture-based dual-mode scattering communication terminal according to claim 1, wherein the monitoring service unit (4) comprises a monitoring analysis (41), a second voice processing (42), and a second portal transformation (43);
the monitoring analysis (41) comprises an ARM chip, analyzes and processes the received monitoring information and outputs the monitoring information, the second voice processing (42) finishes the processing of the input service voice, the second network port voltage transformation (43) finishes the level conversion function of network port data, and the processed monitoring information, service voice information and network port information are all output to the second modulation and demodulation unit (2) through the VPX backboard (9);
the receiving end receives voice information from the second modem unit (2), processes the voice information for the second voice processing (42) through the VPX backboard (9), outputs the processed information from the service interface, receives IP service information from the second modem unit (2), processes the IP service information for the second network port through the VPX backboard (9), and outputs the processed information from the IP service interface.
CN202210972498.2A 2022-08-15 2022-08-15 Dual-mode scattering communication terminal based on VPX architecture Active CN115361029B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210972498.2A CN115361029B (en) 2022-08-15 2022-08-15 Dual-mode scattering communication terminal based on VPX architecture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210972498.2A CN115361029B (en) 2022-08-15 2022-08-15 Dual-mode scattering communication terminal based on VPX architecture

Publications (2)

Publication Number Publication Date
CN115361029A CN115361029A (en) 2022-11-18
CN115361029B true CN115361029B (en) 2023-12-29

Family

ID=84033601

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210972498.2A Active CN115361029B (en) 2022-08-15 2022-08-15 Dual-mode scattering communication terminal based on VPX architecture

Country Status (1)

Country Link
CN (1) CN115361029B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010038107A (en) * 1999-10-22 2001-05-15 김대기 Handoff method from wideband code division multiple access system to narrowband code division multiple access system
WO2015024453A1 (en) * 2013-08-20 2015-02-26 烽火通信科技股份有限公司 Ftth network based optical fiber, and wireless hybrid access system and hybrid access method
CN109495179A (en) * 2018-12-19 2019-03-19 中国电子科技集团公司第五十四研究所 A kind of X-band wide-band high capacity communication device
CN113114334A (en) * 2021-03-11 2021-07-13 中国电子科技集团公司第五十四研究所 A variable frequency band 1 based on VPX architecture: 1 hot standby modulation and demodulation device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010038107A (en) * 1999-10-22 2001-05-15 김대기 Handoff method from wideband code division multiple access system to narrowband code division multiple access system
WO2015024453A1 (en) * 2013-08-20 2015-02-26 烽火通信科技股份有限公司 Ftth network based optical fiber, and wireless hybrid access system and hybrid access method
CN109495179A (en) * 2018-12-19 2019-03-19 中国电子科技集团公司第五十四研究所 A kind of X-band wide-band high capacity communication device
CN113114334A (en) * 2021-03-11 2021-07-13 中国电子科技集团公司第五十四研究所 A variable frequency band 1 based on VPX architecture: 1 hot standby modulation and demodulation device

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump Phase-Locked Loops;KEESE W O.;America: National Semiconductor;全文 *
基于IP的卫星通信终端设计与实现;郄绍辉;杨佳;;无线电通信技术(第03期);全文 *

Also Published As

Publication number Publication date
CN115361029A (en) 2022-11-18

Similar Documents

Publication Publication Date Title
US7386319B2 (en) System and method for two-way messaging between a personal computer and a cordless device including stereo
CN103297115B (en) A kind of shortwave wide area diversity receiving device and method of reseptance thereof
WO2006036009A1 (en) Mobile wireless communication apparatus, wireless communication apparatus and communication processing method
CN101615920B (en) Radio frequency communication devices and methods
CN100444661C (en) A full-digital interphone and its signal processing method
CN112994744A (en) Dual-mode communication method and device for enhancing communication capability
CN101964715B (en) Digital conference discussion system and digital conference communication method
CN201114046Y (en) Digital optical fibre repeater station system possessing up link multichannel receiving function
CN101729081A (en) Dual-frequency-band receiving system and electronic device applying same
CN103051348A (en) Receiver circuit
CN115361029B (en) Dual-mode scattering communication terminal based on VPX architecture
CN201303356Y (en) Device of mobile phone television multi-channel audios
CN201533308U (en) Medium-long wave digital spread-spectrum communication apparatus
CN109617594B (en) Instruction image transmission system and method of frequency division multiple access and time division multiple access mixed system
CN114598348B (en) Universal hardware platform for short wave communication technology verification and signal processing method thereof
CN102334379B (en) Method and apparatus for associated processing in relay station and corresponding processing in base station
CN101510788A (en) Radio frequency receiving device and method capable of supporting multi-input and multi-output
CN106899317B (en) Method, device and receiver for realizing radio frequency modulation signal processing
CN114449662B (en) Frequency conversion processing circuit and access device
CN204350189U (en) A kind of portable mobile wireless video frequency transmitter
CN220673767U (en) Digital and analog signal mixed transmission transceiver
CN208209942U (en) A kind of device for reducing amplifier in radio frequency interference counteracting and introducing noise coefficient
CN103067146A (en) Data transmission method and device
CN218336017U (en) Multi-frequency multi-system communication system
CN209233816U (en) Wireless communication module

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant