CN103051348A - Receiver circuit - Google Patents

Receiver circuit Download PDF

Info

Publication number
CN103051348A
CN103051348A CN 201210564347 CN201210564347A CN103051348A CN 103051348 A CN103051348 A CN 103051348A CN 201210564347 CN201210564347 CN 201210564347 CN 201210564347 A CN201210564347 A CN 201210564347A CN 103051348 A CN103051348 A CN 103051348A
Authority
CN
China
Prior art keywords
frequency
output
signal
filter
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 201210564347
Other languages
Chinese (zh)
Inventor
王玲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LIANMENG ELECTRONIC INSTRUMENT CO Ltd
Original Assignee
LIANMENG ELECTRONIC INSTRUMENT CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LIANMENG ELECTRONIC INSTRUMENT CO Ltd filed Critical LIANMENG ELECTRONIC INSTRUMENT CO Ltd
Priority to CN 201210564347 priority Critical patent/CN103051348A/en
Publication of CN103051348A publication Critical patent/CN103051348A/en
Pending legal-status Critical Current

Links

Landscapes

  • Superheterodyne Receivers (AREA)
  • Circuits Of Receivers In General (AREA)

Abstract

The invention discloses a receiver circuit. The receiver circuit comprises a low-noise amplifier, a mirror image rejection filter, a first intermediate-frequency module and a second intermediate-frequency module, wherein the low-noise amplifier receives a radio frequency input signal and outputs a low-noise amplification signal; the input end of the mirror image rejection filter is connected to the output end of the low-noise amplifier, and the output end of the mirror image rejection filter provides a mirror image filter signal; the input end of the first intermediate-frequency module is connected to the mirror image rejection filter; the second intermediate-frequency module comprises a second frequency mixer, a second intermediate-frequency filter and a second intermediate-frequency amplifier, wherein one input end of the second frequency mixer is connected to the output end of the first intermediate-frequency module; the other input end of the second frequency mixer receives a second local oscillation signal; the output end of the second frequency mixer outputs a second frequency mixing signal; the input end of the second intermediate-frequency filter is connected to the output end of the second frequency mixer; the output end of the second intermediate-frequency filter outputs a second intermediate-frequency filter signal; the input end of the second intermediate-frequency amplifier is connected to the output end of the second intermediate-frequency filter; and the output end of the second intermediate-frequency amplifier outputs a receiver output signal. By the adoption of the receiver circuit, the total gain of the receiver circuit can be increased; and the system self-excitation is avoided.

Description

Receiver circuit
Technical field
The present invention relates to RF application, particularly a kind of receiver circuit.
Background technology
Receiver is the important component part of communication system, and its effect is the radiofrequency signal that receiver/transmitter sends, and delivers to rear class after this radiofrequency signal is processed and carries out demodulation, decoding etc., restores baseband signal and gives user terminal.In modern communications, adopt single conversion superheterodyne more.
Fig. 1 is the circuit diagram of an embodiment of a kind of single conversion superheterodyne in the prior art.As shown in Figure 1, single conversion superheterodyne 1 comprises low noise amplifier LNA, low noise amplifier LNA received RF input signal RF, and output low noise amplifying signal.The input of image-reject filter F1 is connected to the output of low noise amplifier LNA to receive the low noise amplification signal, and its output provides the mirror image filtering signal.The input of frequency mixer M1 is connected to the output of image-reject filter F1, and its another input receives local oscillation signal LO1, its output output mixed frequency signal.The input of intermediate-frequency filter F2 is connected to the output of frequency mixer M1 to receive mixed frequency signal, output output intermediate frequency filtering signal.The input of intermediate frequency amplifier AMP is connected to the output of intermediate-frequency filter F2 to receive the intermediate frequency filtering signal, and its output provides receiver output signal S OUT
Yet because the gain of low noise amplifier LNA is usually very little, although added intermediate frequency amplifier AMP at Mid Frequency, the gain of whole receiver circuit is still little.If add amplifier in this Mid Frequency, central band gain causes system's self-excitation during greater than 60dB easily again.Therefore, for the occasion that gain is had relatively high expectations, this single conversion superheterodyne is no longer applicable.
Summary of the invention
The present invention proposes a kind of receiver circuit, has solved the less problem of prior art receiver gain.
Technical scheme of the present invention is achieved in that
A kind of receiver circuit comprises low noise amplifier, described low noise amplifier received RF input signal, and output low noise amplifying signal; The output that image-reject filter, the input of described image-reject filter are connected to described low noise amplifier is receiving described low noise amplification signal, and its output provides the mirror image filtering signal; The first ifd module, the input of described the first ifd module are connected to described image-reject filter to receive described mirror image filtering signal; And second ifd module, described the second ifd module comprises the second frequency mixer, an input of described the second frequency mixer is connected to the output of described the first ifd module, another input of described the second frequency mixer receives the second local oscillation signal, and the output of described the second frequency mixer is exported the second mixed frequency signal; The output that the second intermediate-frequency filter, the input of described the second intermediate-frequency filter are connected to described the second frequency mixer is receiving described the second mixed frequency signal, and the output of described the second intermediate-frequency filter is exported the second intermediate frequency filtering signal; And second intermediate frequency amplifier, the output that the input of described the second intermediate frequency amplifier is connected to described the second intermediate-frequency filter is receiving described the second intermediate frequency filtering signal, and the output output receiver output signal of described the second intermediate frequency amplifier.
Alternatively, described the first ifd module comprises the first frequency mixer, an input of described the first frequency mixer is connected to the output of described image-reject filter, another input of described the first frequency mixer receives the first local oscillation signal, and the output of described the first frequency mixer is exported the first mixed frequency signal; The output that the first intermediate-frequency filter, the input of described the first intermediate-frequency filter are connected to described the first frequency mixer is receiving described the first mixed frequency signal, and the output of described the first intermediate-frequency filter is exported the first intermediate frequency filtering signal; And first intermediate frequency amplifier, the output that the input of described the first intermediate frequency amplifier is connected to described the first intermediate-frequency filter is receiving described the first intermediate frequency filtering signal, and the output of described the first intermediate frequency amplifier is the output of described the first ifd module.
The invention has the beneficial effects as follows the overall gain increase that can make receiver circuit and can not cause system's self-excitation.
Description of drawings
In order to be illustrated more clearly in the embodiment of the invention or technical scheme of the prior art, the below will do to introduce simply to the accompanying drawing of required use in embodiment or the description of the Prior Art, apparently, accompanying drawing in the following describes only is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the circuit diagram of an embodiment of a kind of single conversion superheterodyne in the prior art;
Fig. 2 is double superheterodyne receiver circuit figure according to an embodiment of the invention.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the invention, the technical scheme in the embodiment of the invention is clearly and completely described, obviously, described embodiment only is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that obtains under the creative work prerequisite.
Fig. 2 is double superheterodyne receiver circuit figure according to an embodiment of the invention.As shown in Figure 2, this double superheterodyne receiver 2 comprises the circuit element that comprises in the single conversion superheterodyne 1 shown in Figure 1, state for avoiding tired, for with Fig. 1 in identical circuit element in the single conversion superheterodyne 1, no longer describe herein, and only its difference is elaborated.In addition, describe for convenient, in ensuing narration, the circuit that the frequency mixer M1 among Fig. 1, intermediate-frequency filter F2 and intermediate frequency amplifier AMP are formed is called the first ifd module A1.
As shown in Figure 2, this double superheterodyne receiver 2 also comprises the second ifd module A2.The second ifd module A2 comprises frequency mixer M2, and the input of frequency mixer M2 is connected to the output of described the first ifd module A1, and another input of frequency mixer M2 receives local oscillation signal LO2, and the output of frequency mixer M2 is exported the second mixed frequency signal.The second ifd module A2 also comprises intermediate-frequency filter F3, and the input of this intermediate-frequency filter F3 is connected to the output of frequency mixer M2 to receive the second mixed frequency signal, and its output is exported the second intermediate frequency filtering signal.The second ifd module A2 also comprises intermediate frequency amplifier AMP ', and its input is connected to the output of intermediate-frequency filter F3 to receive the second intermediate frequency filtering signal, its output output receiver output signal S OUT
In embodiment illustrated in fig. 2, the first ifd module A1 and the second ifd module A2 comprise respectively one and only comprise an intermediate frequency amplifier.Yet those skilled in the art it is also understood that the first ifd module A1 and the second ifd module A2 can comprise respectively a plurality of intermediate frequency amplifiers, as long as the stack of these a plurality of intermediate frequency amplifiers gain does not cause system's self-excitation.
The double superheterodyne receiver circuit that utilizes the present invention to propose, it has two Mid Frequencies, the amplification that can gain of each Mid Frequency, thus the overall gain of double superheterodyne receiver circuit is increased and system's self-excitation can not be caused.
The above only is preferred embodiment of the present invention, and is in order to limit the present invention, within the spirit and principles in the present invention not all, any modification of doing, is equal to replacement, improvement etc., all should be included within protection scope of the present invention.

Claims (2)

1. a receiver circuit is characterized in that, comprising:
Low noise amplifier, described low noise amplifier received RF input signal, and output low noise amplifying signal;
The output that image-reject filter, the input of described image-reject filter are connected to described low noise amplifier is receiving described low noise amplification signal, and its output provides the mirror image filtering signal;
The first ifd module, the input of described the first ifd module are connected to described image-reject filter to receive described mirror image filtering signal; And
The second ifd module, described the second ifd module comprises:
The second frequency mixer, an input of described the second frequency mixer is connected to the output of described the first ifd module, and another input of described the second frequency mixer receives the second local oscillation signal, and the output of described the second frequency mixer is exported the second mixed frequency signal;
The output that the second intermediate-frequency filter, the input of described the second intermediate-frequency filter are connected to described the second frequency mixer is receiving described the second mixed frequency signal, and the output of described the second intermediate-frequency filter is exported the second intermediate frequency filtering signal; And
The output that the second intermediate frequency amplifier, the input of described the second intermediate frequency amplifier are connected to described the second intermediate-frequency filter is receiving described the second intermediate frequency filtering signal, and the output output receiver output signal of described the second intermediate frequency amplifier.
2. receiver circuit as claimed in claim 1 is characterized in that, described the first ifd module comprises:
The first frequency mixer, an input of described the first frequency mixer is connected to the output of described image-reject filter, and another input of described the first frequency mixer receives the first local oscillation signal, and the output of described the first frequency mixer is exported the first mixed frequency signal;
The output that the first intermediate-frequency filter, the input of described the first intermediate-frequency filter are connected to described the first frequency mixer is receiving described the first mixed frequency signal, and the output of described the first intermediate-frequency filter is exported the first intermediate frequency filtering signal; And
The output that the first intermediate frequency amplifier, the input of described the first intermediate frequency amplifier are connected to described the first intermediate-frequency filter is receiving described the first intermediate frequency filtering signal, and the output of described the first intermediate frequency amplifier is the output of described the first ifd module.
CN 201210564347 2012-12-11 2012-12-11 Receiver circuit Pending CN103051348A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201210564347 CN103051348A (en) 2012-12-11 2012-12-11 Receiver circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201210564347 CN103051348A (en) 2012-12-11 2012-12-11 Receiver circuit

Publications (1)

Publication Number Publication Date
CN103051348A true CN103051348A (en) 2013-04-17

Family

ID=48063863

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201210564347 Pending CN103051348A (en) 2012-12-11 2012-12-11 Receiver circuit

Country Status (1)

Country Link
CN (1) CN103051348A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104320089A (en) * 2014-10-17 2015-01-28 绵阳雷迪创微电子科技有限公司 Frequency converter having inhibiting function on harmonic wave
WO2017113501A1 (en) * 2015-12-28 2017-07-06 深圳市华讯方舟卫星通信有限公司 Signal transceiver and manufacturing method therefor
CN108768424A (en) * 2018-06-06 2018-11-06 武汉博畅通信设备有限责任公司 A kind of New Anti-interference broadband receiver
CN109167607A (en) * 2018-10-12 2019-01-08 南京屹信航天科技有限公司 It is a kind of for minimizing the radio circuit of ODU receiving channel
CN114362775A (en) * 2021-12-02 2022-04-15 北京无线电测量研究所 A receiver
CN114826309A (en) * 2021-01-19 2022-07-29 菜鸟智能物流控股有限公司 Superheterodyne radio frequency structure and electronic equipment

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104320089A (en) * 2014-10-17 2015-01-28 绵阳雷迪创微电子科技有限公司 Frequency converter having inhibiting function on harmonic wave
WO2017113501A1 (en) * 2015-12-28 2017-07-06 深圳市华讯方舟卫星通信有限公司 Signal transceiver and manufacturing method therefor
CN108768424A (en) * 2018-06-06 2018-11-06 武汉博畅通信设备有限责任公司 A kind of New Anti-interference broadband receiver
CN109167607A (en) * 2018-10-12 2019-01-08 南京屹信航天科技有限公司 It is a kind of for minimizing the radio circuit of ODU receiving channel
CN109167607B (en) * 2018-10-12 2024-01-23 南京屹信航天科技有限公司 Radio frequency circuit for miniaturized ODU receiving channel
CN114826309A (en) * 2021-01-19 2022-07-29 菜鸟智能物流控股有限公司 Superheterodyne radio frequency structure and electronic equipment
CN114362775A (en) * 2021-12-02 2022-04-15 北京无线电测量研究所 A receiver

Similar Documents

Publication Publication Date Title
CN103051348A (en) Receiver circuit
US7315730B2 (en) Architecture for a receiver front end having dual output low noise amplifier driving separate pre-selectors coupled to a transformer for single ended output
US8610495B2 (en) Adaptive filtering of blocker signals in demodulators
CN101335533B (en) Radio communication apparatus
US10153797B2 (en) Communication module
US8219051B2 (en) Front-end receiver circuit with multiple paths which are simultaneously active and receiver system using the same
CN102652392A (en) Semiconductor integrated circuit and tuner system provided with same
TWI513241B (en) Gain control in a shared rf front-end path for different standards that use the same frequency band
JP5638468B2 (en) Signal switching device
CN108988883B (en) Apparatus, and associated method, for radio frequency receiver with reduced power consumption
CN102231635B (en) Direct frequency conversion receiver
US11128333B2 (en) Signal receiving circuit, signal processing chip, communications device, and signal receiving method
US8045951B2 (en) Dual-LO mixer and radio
KR20080030658A (en) High dynamic range compact mixer output stage for a wireless receiver
CN210157213U (en) Satellite modem
CN201509263U (en) Turner circuit and satellite receiver provided with same
KR101618502B1 (en) Power-efficient RX apparatus employing bias-current-shared RF embedded frequency-translated RF bandpass filter
CN103117762A (en) Double-channel receiving front-end circuit
US9998152B2 (en) Receiver front end arrangement, multi-band receiver and base station
CN216672973U (en) High-frequency module and communication device
CN210609134U (en) Unmanned aerial vehicle frequency channel receiver
CN103684492A (en) Radio frequency signal sampling device, a reception machine and a base station.
JP5848974B2 (en) Wireless receiver
CN111064481A (en) Signal processing device and equipment
KR20150042512A (en) Method and apparatud for controlling operation mode of receiver in an electronic device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
DD01 Delivery of document by public notice

Addressee: Lianmeng Electronic Instrument Co., Ltd.

Document name: Notification that Application Deemed to be Withdrawn

C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20130417