CN114726208B - PWM control circuit of peak current mode buck converter - Google Patents
PWM control circuit of peak current mode buck converter Download PDFInfo
- Publication number
- CN114726208B CN114726208B CN202210489727.5A CN202210489727A CN114726208B CN 114726208 B CN114726208 B CN 114726208B CN 202210489727 A CN202210489727 A CN 202210489727A CN 114726208 B CN114726208 B CN 114726208B
- Authority
- CN
- China
- Prior art keywords
- power nmos
- circuit
- current
- power
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/14—Arrangements for reducing ripples from dc input or output
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
The invention belongs to the technical field of analog integrated circuits, and particularly relates to a PWM control circuit of a peak current mode buck converter. Aiming at the problems that a traditional peak current mode circuit PWM control method needs a complex sampling circuit, a signal superposition circuit and an additional pin, the invention provides a PWM control method without a load sampling circuit and an additional pin.
Description
Technical Field
The invention belongs to the technical field of analog integrated circuits, and particularly relates to a PWM control circuit of a peak current mode buck converter.
Background
In a general peak current mode DC-DC buck converter, inductance current information needs to be sampled, the obtained sampled voltage is used as an input signal of a PWM comparator in the system, and since the inductance of the converter is generally out of the chip, voltage information at two ends of the inductance needs to be obtained in the traditional sampling process, one end of the inductance is a switch node SW and can be directly cited in the chip, and the other end of the inductance is out of the chip, therefore, an additional pin is inevitably needed to transmit the voltage information at the other end of the inductance into the chip; in addition, for the peak current mode converter, in order to prevent the problem of subharmonic oscillation, the output signal of the operational voltage amplifier needs to be superimposed with the ramp compensation voltage and then compared with the sampling voltage, so as to generate signals of switching off the upper tube and switching on the lower tube, and therefore, a relatively complex voltage signal superimposing circuit is inevitably needed. Therefore, the conventional peak current mode PWM control method is not suitable for low power consumption and miniaturized applications.
Disclosure of Invention
Aiming at the problems that a complex sampling circuit, a signal superposition circuit and an additional pin are needed in the traditional peak current mode circuit PWM control method, the invention provides a PWM control circuit without a load sampling circuit and an additional pin.
The technical scheme of the invention is as follows:
a PWM control circuit of a peak current mode buck converter comprises a first power NMOS, a second power NMOS, a third power NMOS, an off-chip inductor, an off-chip capacitor, a load resistor, a first feedback resistor, a second feedback resistor, an operational amplifier, a voltage-to-current circuit, a current scaling circuit, a comparator, a logic control and driving circuit and a ramp compensation current source; the drain electrode of the first power NMOS is connected with a power supply voltage, the source electrode of the first power NMOS is connected with the drain electrode of the second power NMOS and one end of an off-chip inductor, and the grid electrode of the first power NMOS is connected with a high-side driving signal output by a logic control and driving circuit; the source electrode of the second power NMOS is grounded, and the grid electrode of the second power NMOS is connected with a low-side driving signal output by a logic control and driving circuit; the other end of the off-chip inductor is connected with one end of the off-chip capacitor and one end of the load resistor to serve as output ends, and the other end of the off-chip capacitor and the other end of the load resistor are grounded; the output end is grounded through the first feedback resistor and the second feedback resistor in sequence, and the joint of the first feedback resistor and the second feedback resistor is connected with one input end of the operational amplifier; the other input end of the operational amplifier is connected with a reference voltage, and the output end of the operational amplifier is connected with the input end of the voltage-to-current circuit; the output end of the voltage-to-current converter is connected with the input ends of the ramp compensation current source and the current scaling circuit; the output end of the current scaling circuit is connected with the source electrode of the third power NMOS tube and the negative input end of the comparator; the drain electrode of the third power NMOS tube is connected with a power supply, and the grid electrode of the third power NMOS tube is connected with the grid electrode of the first power NMOS tube; the positive input end of the comparator is connected with the connection point of the first power NMOS and the second power NMOS, and the output end of the comparator is connected with the input end of the logic control and driving circuit.
The beneficial effects of the invention are as follows: the output voltage of the operational amplifier is converted into current, and then the current is overlapped with the oblique wave compensation current, and the overlapped current passes through a sampling power tube which is proportional to the high-side power tube, and the source voltage of the sampling power tube is compared with the source voltage of the high-side power tube to generate a signal for controlling the high-side power tube to be closed.
Drawings
Fig. 1 is a schematic diagram of a PWM control circuit of a peak current mode buck converter according to the present invention.
Detailed Description
The present invention will be described in detail with reference to the accompanying drawings;
as shown in fig. 1, the first feedback resistor and the second feedback resistor divide the output voltage of the circuit to obtain feedback signals, and the feedback signals and the reference voltage are respectively used as two input ends of the operational voltage amplifier and generate output signals, and the output signals are equivalent to the peak value of the inductor current sampling voltage in the common peak current mode application. The current obtained by subtracting the current generated by the voltage-to-current circuit from the ramp compensation current flows through the third power NMOS after passing through the current scaling circuit, and a certain voltage drop is generated on the current, and at the moment, the source voltage of the third power transistor can be expressed as:
V S,M3 =V IN -mIR on,M3 (1)
the current I is the current after the output voltage of the operational amplifier passes through the voltage-to-current circuit and then is subtracted from the ramp compensation current. During switching, when the first power NMOS is turned on, an inductor current flows therein, and thus a voltage drop occurs, so that the source voltage of the first NMOS transistor, that is, the voltage at the positive input terminal of the comparator, can be expressed as:
V S,M1 =V IN -I H R on,M1 (2)
the voltage represented by the formula (2) is equivalent to a sampled voltage obtained by sampling the inductor current by using the on-resistance of the first power NMOS, and when the comparator is turned over, the source voltage of the third power NMOS is the same as the source voltage of the first power NMOS, so that the on-resistances of the two power NMOS are in a certain proportion at the moment when the comparator is turned over. Comparing the two voltages of the formula (1) and the formula (2) through the comparator, and when the comparator is turned from high level to low level, the high-side power tube is required to be turned off at the moment, so that the logic and the driving circuit can control the first power NMOS to be turned off and the second power NMOS to be turned on; the logic and driving circuit controls the first power NMOS to be turned on and the second power NMOS to be turned off until the clock signal CLK is turned from low level to high level, thereby realizing the control of the peak current mode. In addition, compared with a common sampling circuit for current passing through the replica power tube, the structure can omit a voltage clamping operational amplifier for clamping the drain terminal potential of the replica tube and the drain terminal potential of the power tube to the same potential, so that the chip area can be reduced.
Through the analysis of the PWM control method of the peak current mode buck converter, the invention has the advantages of no need of additional sampling pins, simple structure, no need of complex sampling circuits and voltage superposition circuits, and suitability for miniaturized and low-power consumption application.
Claims (1)
1. The PWM control circuit of the peak current mode buck converter is characterized by comprising a first power NMOS, a second power NMOS, a third power NMOS, an off-chip inductor, an off-chip capacitor, a load resistor, a first feedback resistor, a second feedback resistor, an operational amplifier, a voltage-to-current circuit, a current scaling circuit, a comparator, a logic control and drive circuit and a ramp compensation current source; the drain electrode of the first power NMOS is connected with a power supply voltage, the source electrode of the first power NMOS is connected with the drain electrode of the second power NMOS and one end of an off-chip inductor, and the grid electrode of the first power NMOS is connected with a high-side driving signal output by a logic control and driving circuit; the source electrode of the second power NMOS is grounded, and the grid electrode of the second power NMOS is connected with a low-side driving signal output by a logic control and driving circuit; the other end of the off-chip inductor is connected with one end of the off-chip capacitor and one end of the load resistor to serve as output ends, and the other end of the off-chip capacitor and the other end of the load resistor are grounded; the output end is grounded through the first feedback resistor and the second feedback resistor in sequence, and the joint of the first feedback resistor and the second feedback resistor is connected with one input end of the operational amplifier; the other input end of the operational amplifier is connected with a reference voltage, and the output end of the operational amplifier is connected with the input end of the voltage-to-current circuit; the output end of the voltage-to-current converter is connected with the input ends of the ramp compensation current source and the current scaling circuit; the output end of the current scaling circuit is connected with the source electrode of the third power NMOS tube and the negative input end of the comparator; the drain electrode of the third power NMOS tube is connected with a power supply, and the grid electrode of the third power NMOS tube is connected with the grid electrode of the first power NMOS tube; the positive input end of the comparator is connected with the connection point of the first power NMOS and the second power NMOS, and the output end of the comparator is connected with the input end of the logic control and driving circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210489727.5A CN114726208B (en) | 2022-05-07 | 2022-05-07 | PWM control circuit of peak current mode buck converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210489727.5A CN114726208B (en) | 2022-05-07 | 2022-05-07 | PWM control circuit of peak current mode buck converter |
Publications (2)
Publication Number | Publication Date |
---|---|
CN114726208A CN114726208A (en) | 2022-07-08 |
CN114726208B true CN114726208B (en) | 2023-04-28 |
Family
ID=82231475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210489727.5A Active CN114726208B (en) | 2022-05-07 | 2022-05-07 | PWM control circuit of peak current mode buck converter |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN114726208B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115882700B (en) * | 2023-03-08 | 2023-04-28 | 合肥乘翎微电子有限公司 | Control circuit of direct current-direct current converter with wide conversion ratio |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101777770A (en) * | 2010-02-12 | 2010-07-14 | 浙江大学 | Control circuit for voltage dropping type power factor corrector |
CN102005911A (en) * | 2009-09-01 | 2011-04-06 | 安凯(广州)微电子技术有限公司 | Piecewise linear slope compensation method and circuit |
CN102025274A (en) * | 2009-09-18 | 2011-04-20 | Det国际控股有限公司 | Digital slope compensation for current mode control |
CN102437839A (en) * | 2011-11-22 | 2012-05-02 | 电子科技大学 | PWM (Pulse-Width Modulation) controller |
CN104377945A (en) * | 2014-11-21 | 2015-02-25 | 成都芯源系统有限公司 | Reference signal generating circuit and method thereof |
CN104393759A (en) * | 2014-12-11 | 2015-03-04 | 无锡新硅微电子有限公司 | DC-DC (direct current-direct current) converter with line loss compensation function |
CN105490534A (en) * | 2015-12-24 | 2016-04-13 | 成都信息工程大学 | Current-mode control DCDC boost converter and pulse frequency modulation method thereof |
CN107104595A (en) * | 2017-05-16 | 2017-08-29 | 电子科技大学 | The self-adaptable slop compensation circuit of buck converter is controlled suitable for Peak Current Mode |
CN107134925A (en) * | 2017-07-18 | 2017-09-05 | 电子科技大学 | A kind of adaptive segmentation slope compensation circuit suitable for buck converter |
CN206506437U (en) * | 2015-12-24 | 2017-09-19 | 成都信息工程大学 | A kind of current-mode control DCDC boosting variators |
CN107727925A (en) * | 2017-11-10 | 2018-02-23 | 电子科技大学 | A kind of high precision wide range peak point current sample circuit |
CN109149931A (en) * | 2018-08-29 | 2019-01-04 | 北京机械设备研究所 | Slope-error compensation circuit for peak value comparison method BUCK converter |
CN110277915A (en) * | 2019-07-29 | 2019-09-24 | 电子科技大学 | Adaptive transient response suitable for Peak Current Mode DC-DC converter optimizes circuit |
CN111262435A (en) * | 2020-03-11 | 2020-06-09 | 昌芯(西安)集成电路科技有限责任公司 | Control circuit and control method of four-switch buck-boost converter |
CN111490679A (en) * | 2020-05-28 | 2020-08-04 | 上海灿瑞科技股份有限公司 | Boost DC-DC control circuit |
CN111740598A (en) * | 2020-07-02 | 2020-10-02 | 重庆邮电大学 | Low-power-consumption load current detection circuit applied to PWM DC-DC converter |
CN112332667A (en) * | 2020-10-28 | 2021-02-05 | 中国电子科技集团公司第五十八研究所 | Current detection circuit of current mode buck-boost converter |
CN112803770A (en) * | 2021-03-17 | 2021-05-14 | 电子科技大学 | Self-adaptive slope compensation circuit |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9166473B2 (en) * | 2011-08-31 | 2015-10-20 | Linear Technology Corporation | DC/DC power converter with feedback control operable in linear and non-linear modes |
-
2022
- 2022-05-07 CN CN202210489727.5A patent/CN114726208B/en active Active
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102005911A (en) * | 2009-09-01 | 2011-04-06 | 安凯(广州)微电子技术有限公司 | Piecewise linear slope compensation method and circuit |
CN102025274A (en) * | 2009-09-18 | 2011-04-20 | Det国际控股有限公司 | Digital slope compensation for current mode control |
CN101777770A (en) * | 2010-02-12 | 2010-07-14 | 浙江大学 | Control circuit for voltage dropping type power factor corrector |
CN102437839A (en) * | 2011-11-22 | 2012-05-02 | 电子科技大学 | PWM (Pulse-Width Modulation) controller |
CN104377945A (en) * | 2014-11-21 | 2015-02-25 | 成都芯源系统有限公司 | Reference signal generating circuit and method thereof |
CN104393759A (en) * | 2014-12-11 | 2015-03-04 | 无锡新硅微电子有限公司 | DC-DC (direct current-direct current) converter with line loss compensation function |
CN206506437U (en) * | 2015-12-24 | 2017-09-19 | 成都信息工程大学 | A kind of current-mode control DCDC boosting variators |
CN105490534A (en) * | 2015-12-24 | 2016-04-13 | 成都信息工程大学 | Current-mode control DCDC boost converter and pulse frequency modulation method thereof |
CN107104595A (en) * | 2017-05-16 | 2017-08-29 | 电子科技大学 | The self-adaptable slop compensation circuit of buck converter is controlled suitable for Peak Current Mode |
CN107134925A (en) * | 2017-07-18 | 2017-09-05 | 电子科技大学 | A kind of adaptive segmentation slope compensation circuit suitable for buck converter |
CN107727925A (en) * | 2017-11-10 | 2018-02-23 | 电子科技大学 | A kind of high precision wide range peak point current sample circuit |
CN109149931A (en) * | 2018-08-29 | 2019-01-04 | 北京机械设备研究所 | Slope-error compensation circuit for peak value comparison method BUCK converter |
CN110277915A (en) * | 2019-07-29 | 2019-09-24 | 电子科技大学 | Adaptive transient response suitable for Peak Current Mode DC-DC converter optimizes circuit |
CN111262435A (en) * | 2020-03-11 | 2020-06-09 | 昌芯(西安)集成电路科技有限责任公司 | Control circuit and control method of four-switch buck-boost converter |
CN111490679A (en) * | 2020-05-28 | 2020-08-04 | 上海灿瑞科技股份有限公司 | Boost DC-DC control circuit |
CN111740598A (en) * | 2020-07-02 | 2020-10-02 | 重庆邮电大学 | Low-power-consumption load current detection circuit applied to PWM DC-DC converter |
CN112332667A (en) * | 2020-10-28 | 2021-02-05 | 中国电子科技集团公司第五十八研究所 | Current detection circuit of current mode buck-boost converter |
CN112803770A (en) * | 2021-03-17 | 2021-05-14 | 电子科技大学 | Self-adaptive slope compensation circuit |
Non-Patent Citations (1)
Title |
---|
辛杨立.一种用于电流模Buck变换器的电流采样电路.《微电子学》.2019,第49卷(第2期),1-8页. * |
Also Published As
Publication number | Publication date |
---|---|
CN114726208A (en) | 2022-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11139735B2 (en) | Drive circuit, drive method and integrated circuit thereof | |
US8063672B2 (en) | Method and apparatus for simplifying the control of a switch | |
CN110165872B (en) | Switch control circuit and control method thereof | |
CN105827101A (en) | Voltage conversion integrated circuit, bootstrap circuit, and switch driving method | |
US10903829B2 (en) | Switched capacitor driving circuits for power semiconductors | |
CN106787626B (en) | Slope compensation circuit and power conversion device | |
CN108336895B (en) | DC-DC converter, DC-DC power conversion system and method | |
CN107659128B (en) | DC/DC switching converter power output transistor integrated drive circuit | |
US20220181968A1 (en) | Switching capacitor converter and driving circuit | |
CN114679036B (en) | High-speed grid driving circuit for power LDMOS | |
CN103683889A (en) | Soft-start circuit applied to DC-DC (direct-current) converter | |
CN114726208B (en) | PWM control circuit of peak current mode buck converter | |
US8471545B2 (en) | Electronic device and method for DC-DC conversion | |
CN117118203A (en) | Step-down converter | |
US6867574B2 (en) | Switch mode power supply and driving method for efficient RF amplification | |
CN114938129B (en) | Self-adaptive high-linearity ramp compensation circuit | |
CN116009636A (en) | Voltage-controlled constant current source driving circuit | |
CN216672860U (en) | Four-switch control circuit | |
CN113972834B (en) | Resonant switching power converter | |
US8416591B2 (en) | DC-DC converter with soft start circuit | |
CN114421756A (en) | Circuit for eliminating influence of slope compensation on load capacity | |
JP4319336B2 (en) | MOS switching circuit | |
CN113422512A (en) | Four-switch control circuit | |
JPH05199093A (en) | P-channel field-effect transistor driver circuit | |
CN112688559A (en) | Switching power supply circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |