CN114360469B - Driving amplifying circuit, method, chip, driving device and display device - Google Patents

Driving amplifying circuit, method, chip, driving device and display device Download PDF

Info

Publication number
CN114360469B
CN114360469B CN202210266584.1A CN202210266584A CN114360469B CN 114360469 B CN114360469 B CN 114360469B CN 202210266584 A CN202210266584 A CN 202210266584A CN 114360469 B CN114360469 B CN 114360469B
Authority
CN
China
Prior art keywords
driving
signal
subunit
amplification
energy storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202210266584.1A
Other languages
Chinese (zh)
Other versions
CN114360469A (en
Inventor
侯宗典
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Tongrui Microelectronics Technology Co ltd
Original Assignee
Shenzhen Tongrui Microelectronics Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Tongrui Microelectronics Technology Co ltd filed Critical Shenzhen Tongrui Microelectronics Technology Co ltd
Priority to CN202210266584.1A priority Critical patent/CN114360469B/en
Publication of CN114360469A publication Critical patent/CN114360469A/en
Application granted granted Critical
Publication of CN114360469B publication Critical patent/CN114360469B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02Details of power systems and of start or stop of display operation
    • G09G2330/021Power management, e.g. power saving

Abstract

The application discloses drive amplifier circuit, method, chip, drive arrangement and display device relates to control drive technical field, and drive amplifier circuit includes: a signal input terminal; the adjusting unit is used for adjusting the capacitance of the energy storage unit according to a preset proportion; the energy storage unit is connected with the adjusting unit in parallel and used for storing corresponding electric quantity according to the adjusted electric capacity and adjusting the driving time of the driving amplifying circuit according to the charging and discharging time of the electric quantity; a signal output terminal for outputting a driving signal; the signal amplification unit is connected with the energy storage unit in parallel and used for detecting the input signal and the driving signal and controlling the opening or closing of the adjustment unit according to the detection result. When the input signal of the driving amplifying circuit changes, the capacitance of the energy storage unit is adjusted through the adjusting unit, and the charging and discharging time of the energy storage unit is changed, so that the power consumption of the amplifying circuit is guaranteed under the condition that the input current is not increased, and the power consumption requirement of a product is further met.

Description

Driving amplifying circuit, method, chip, driving device and display equipment
Technical Field
The present application relates to the field of control driving technologies, and in particular, to a driving amplifying circuit, a driving amplifying method, a driving chip, a driving device, and a display device.
Background
In the operation process of the prior drive amplifier, if the drive capability of the amplifier needs to be increased, the input current of the amplifier needs to be adjusted to improve the drive capability of the amplifier. However, as the input current increases, the power consumption of the amplifier increases, which results in that the requirement of low power consumption of the product cannot be met.
Disclosure of Invention
In view of this, embodiments of the present disclosure provide a driving amplifying circuit, a method, a chip, a driving device, and a display device, so as to solve the problem that the power consumption of an amplifier increases with the increase of an input current and cannot meet the requirement of low power consumption of a product.
The application provides a drive amplifier circuit, includes:
a signal input for receiving an input signal;
the adjusting unit is used for adjusting the capacitance of the energy storage unit according to a preset proportion;
the energy storage unit is connected with the adjusting unit in parallel and used for storing corresponding electric quantity according to the adjusted electric capacity and adjusting the driving time for driving the amplifying circuit according to the charging and discharging time of the electric quantity;
a signal output terminal for outputting a driving signal;
and the signal amplification unit is connected with the energy storage unit and used for detecting the input signal and the driving signal and controlling the opening or closing of the adjustment unit according to a detection result.
Optionally, the adjusting unit includes a switch subunit and a capacity adjusting subunit, the switch subunit is connected to the capacity adjusting subunit, the switch subunit is configured to turn on or turn off the capacity adjusting subunit, and the capacity adjusting subunit is configured to adjust the electric capacity stored in the energy storage unit according to a preset ratio.
Optionally, the first end of the switch subunit is connected to the first end of the energy storage unit, the second end of the switch subunit is connected to the first end of the capacity adjustment subunit, and the second end of the capacity adjustment subunit is connected to the second end of the energy storage unit.
Optionally, the capacity adjustment subunit includes at least one energy storage capacitor, where the energy storage capacitor is configured to store a preset proportion of electric capacity.
Optionally, the signal amplifying unit includes:
the first amplification subunit is used for amplifying the input signal and outputting a first amplified signal;
the second amplification subunit is connected with the first amplification subunit and used for amplifying the first amplification signal and outputting a second amplification signal;
and the third amplification subunit is connected with the second amplification subunit and used for amplifying the second amplification subunit signal and outputting the amplified input signal.
Optionally, the first amplifying subunit includes: a first end of the amplifier is configured to receive the input signal, a second end of the amplifier is configured to receive the driving signal output by the signal output end, and a third end of the amplifier, a fourth end of the amplifier, a fifth end of the amplifier, and a sixth end of the amplifier are all connected to the second amplification subunit;
the second amplification subunit includes:
the first end of the first switch tube and the first end of the second switch tube are connected with a power supply, the second end of the first switch tube is connected with the third end of the amplifier and the first end of the third switch tube respectively, the second end of the second switch tube is connected with the fourth end of the amplifier, the first end of the fourth switch tube, the adjusting unit and the energy storage unit respectively, the second end of the third switch tube is connected with the first end of the eleventh switch tube, the first end of the twelfth switch tube, the third end of the first switch tube and the third end of the second switch tube, and the second end of the eleventh switch tube and the second end of the twelfth switch tube are connected with the first end of the fifth switch tube, the fourth switch tube, the twelfth switch tube, the fifth switch tube, the sixth switch tube, the seventh switch tube, the eighth switch tube, the eleventh switch tube, the twelfth switch tube, the thirteenth switch tube and the fourteenth switch tube, respectively An end of the eighth switch tube, a third end of the seventh switch tube, and a third end of the eighth switch tube are connected, a second end of the fourth switch tube is connected to the first end of the thirteenth switch tube, the first end of the fourteenth switch tube, and the third amplifier subunit, respectively, a second end of the thirteenth switch tube and a second end of the fourteenth switch tube are connected to the first end of the sixth switch tube and the third amplifier subunit, respectively, a second end of the fifth switch tube is connected to the fifth end of the amplifier and the first end of the seventh switch tube, respectively, a second end of the sixth switch tube is connected to the sixth end of the amplifier, the first end of the eighth switch tube, the adjustment unit, and the energy storage unit, respectively, a second end of the seventh switch tube and a second end of the eighth switch tube are both grounded, and a third end of the first switch tube is connected to the third end of the second switch tube, the third end of the third switching tube is connected with the third end of the fourth switching tube, the third end of the fifth switching tube is connected with the third end of the sixth switching tube, and the third end of the seventh switching tube is connected with the third end of the eighth switching tube;
the third amplification subunit includes:
the first end of the ninth switching tube is connected with the power supply, the third end of the ninth switching tube is connected with the second end of the fourth switching tube, the second end of the ninth switching tube is respectively connected with the first end of the tenth switching tube, the adjusting unit, the energy storage unit, the second end of the amplifier and the signal output end, the third end of the tenth switching tube is respectively connected with the first end of the sixth switching tube and the second end of the fourteenth switching tube, and the second end of the tenth switching tube is grounded.
In a second aspect, an embodiment of the present application provides a driving amplification method, including:
the signal input end receives an input signal;
the adjusting unit adjusts the capacitance of the energy storage unit according to a preset proportion;
the energy storage unit stores corresponding electric quantity according to the adjusted electric capacity, and adjusts the driving time of the driving amplification circuit according to the charging and discharging time of the electric quantity;
the signal output end outputs a driving signal;
the signal amplification unit detects the input signal and the driving signal and controls the opening or closing of the adjustment unit according to the detection result.
In a third aspect, an embodiment of the present application provides a chip including the driving amplification circuit as described above, where the driving amplification circuit performs the driving amplification method as described above.
In a fourth aspect, an embodiment of the present application provides a driving apparatus, which includes a housing, where the driving amplification circuit is disposed in the housing, and the driving amplification circuit is configured to perform the driving amplification method described above.
In a fifth aspect, embodiments of the present application provide a display device, where the chip as described above or the driving device as described above is disposed in the display device.
In this application embodiment, when drive amplifier circuit's input signal changes, through the electric capacity of adjustment unit adjustment energy storage unit, change the charge-discharge time of energy storage unit to the realization is under the condition that does not increase input current, guarantees amplifier circuit's consumption, thereby further satisfies the product and to the consumption demand.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings required to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the description below are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic circuit structure diagram of a driving amplifier circuit according to an embodiment of the present disclosure.
Fig. 2 is a schematic circuit structure of another driving amplifier circuit provided in an embodiment of the present application.
Fig. 3 is a circuit timing diagram of a driving amplifying circuit according to an embodiment of the present disclosure.
Fig. 4 is a schematic flowchart of a driving amplification method according to an embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It should be apparent that the described embodiments are only a few embodiments of the present application, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
It should be noted that the circuit, method, chip, apparatus, and device provided in this embodiment of the present application mainly solve the problem that when the input signal (voltage) of the driving amplifier changes, the driving amplifier needs to lock the new input signal again, and the driving amplifier will lock the output signal (voltage) to be consistent with the input signal by using its own feedback mechanism, and then set the signal of the driven device as the new input signal (voltage). And the time required for the signal of the driven device to be set as a new input signal is the driving capability.
In other words, if the driving capability of the driving amplifier circuit is to be enhanced, the feedback of the driving amplifier circuit is to be accelerated, so that the output signal can be quickly locked to be the same as the new input signal. In the known prior art, the feedback speed of the driving amplifier is enhanced by increasing the input current of the driving amplifier circuit in the charging and discharging time of the energy storage unit, but the technique needs to increase additional current, so that the power consumption of the whole circuit/chip/device/equipment is increased, which is not favorable for the requirement of the product on low power consumption, and in order to meet the requirement of low power consumption, the prior art accelerates the feedback of the driving amplifier circuit by reducing the capacitance of the energy storage unit. However, in practical applications, research and development personnel find that although the feedback time can be shortened by replacing the original larger stored energy with the smaller capacitance of the energy storage unit, the phase safety margin of the driving amplification single circuit can be affected, if the phase safety margin is too low, the stability of the driving amplification circuit can be affected, the output voltage of the driving amplification circuit can oscillate if the stability is not good, and if the capacitance of the energy storage unit is increased to increase the phase safety margin of the driving amplification circuit, the feedback speed of the driving amplification circuit can be slowed down to weaken the driving capability of the driving amplification circuit.
In order to solve the above problem, embodiments of the present application provide a driving amplifying circuit, when a difference between an input signal and an output signal (driving signal) is detected, the capacitance of an energy storage unit is reduced to increase the driving time of the driving amplifying circuit, so as to ensure the power consumption of the amplifying circuit without increasing the input current; when no difference between the input signal and the output signal is detected, the capacitance of the energy storage unit in the original design is maintained, so that the single driving and amplifying circuit can be maintained within the optimal phase safety limit, the stability of the driving and amplifying circuit is ensured, and the output voltage of the driving and amplifying circuit is prevented from generating oscillation to influence the working stability of the post-stage connecting equipment.
Referring to fig. 1, fig. 1 is a schematic circuit structure diagram of a driving amplifying circuit according to an embodiment of the present disclosure, specifically, the driving amplifying circuit includes a signal input terminal IN, an adjusting unit 1, an energy storage unit 2, a signal output terminal OUT, and a signal amplifying unit 3, where the signal input terminal IN is used for receiving an input signal; the adjusting unit 1 is used for adjusting the capacitance of the energy storage unit 2 according to a preset proportion; the energy storage unit 2 is used for storing corresponding electric quantity according to the adjusted electric capacity and adjusting the driving time for driving the amplifying circuit according to the charging and discharging time of the electric quantity; the signal output end OUT is used for outputting a driving signal; the signal amplifying unit 3 is used for detecting the input signal and the driving signal, and controlling the adjusting unit 2 to be turned on or off according to the detection result.
The driving amplification circuit provided by the embodiment adjusts the capacitance of the energy storage unit 2 through the adjustment unit 1, changes the charging and discharging time of the energy storage unit 2, thereby realizing that the power consumption of the amplification circuit is ensured under the condition of not increasing the input current, and further meeting the power consumption requirement of the product.
For example: when the input voltage detected by the amplifier signal feedback end is different from the input voltage detected by the amplifier signal input end, in the parallel circuit of the energy storage unit 2 and the adjusting unit 1, the sum of the total capacitance in the circuit of the energy storage unit 2 (the capacitance accounts for 40%) and the capacity adjusting subunit (the capacitance accounts for 60%) is 100%. In order to quickly realize the output voltage equal to the input voltage, the switch subunit in the adjustment unit 1 needs to be controlled to be opened, the original 100% capacitance is adjusted to 40% capacitance (the capacitance adjustment subunit is disconnected), and the charging time of the corresponding capacitance is shortened along with the change of the capacitance in the circuit, so that the feedback speed of the driving amplification circuit is increased, the feedback time of the driving amplification circuit is shortened, and the power consumption of the driving amplification circuit can be reduced. When the feedback end of the amplifier signal detects that the input voltage is changed from stable to stable, the opened switch subunit needs to be closed, namely 40% capacitance is adjusted to 100% capacitance, so that the phase safety margin of the driving amplification circuit is improved, the stability of the working state of the circuit is further realized, and the oscillation generated by the output voltage of the driving amplification circuit is prevented.
In one embodiment, the adjusting unit 1 includes a switch subunit and a capacity adjusting subunit, the switch subunit is connected to the capacity adjusting subunit, the switch subunit is configured to turn on or turn off the capacity adjusting subunit, and the capacity adjusting subunit is configured to adjust the capacity stored in the energy storage unit 2 according to a preset ratio.
Optionally, the switch subunit may be an electronic switch, or may be a triode or an MOS transistor with a switching property, so as to intelligently adjust the capacitance stored in the energy storage unit 2.
Optionally, the switch subunit may also be a mechanical switch, so as to adjust the capacitance stored in the energy storage unit 2 in a manual adjustment manner. In practical application, the capacitance stored in the energy storage unit 2 can be automatically or manually adjusted according to actual requirements or user preferences, so that flexible application is achieved, and user experience is improved.
Optionally, the capacity adjustment subunit includes at least one energy storage capacitor, where the energy storage capacitor is configured to store a preset proportion of electric capacity. In addition, the capacity adjustment subunit can also be composed of two or more energy storage capacitors connected in parallel, and through connecting two or more energy storage capacitors in parallel, so that when the input signal of the driving amplification circuit changes, the capacitance of the energy storage unit is adjusted through the adjustment unit, and the charging and discharging time of the energy storage unit is changed, thereby realizing that under the condition of not increasing the input current, the power consumption of the amplification circuit is ensured, and further meeting the power consumption requirement of the product.
Optionally, in order to accelerate the feedback of the driving amplifying circuit, the driving capability is improved, the power consumption of the device is ensured, a plurality of groups of parallel circuits of the adjusting unit 1 and the energy storage unit 2 can be arranged, or a plurality of parallel capacitors are arranged in the capacity adjusting subunit, so that the capacitors stored in the energy storage unit 2 are respectively distributed to the plurality of parallel capacitors according to a preset proportion, thereby realizing that the feedback speed of the driving amplifying circuit is improved under the condition of not increasing the input current, the driving capability is increased, the output of the driving amplifying circuit is stabilized, and further the power consumption requirement of the driving amplifying circuit is met.
It should be noted that the magnitude of the capacitance can be set by a designer according to design requirements, and the feedback speed of the amplifying circuit and the driving capability of the driving amplifying circuit can be adjusted by adjusting the magnitude of the capacitance.
The energy storage unit 2 and the capacity adjustment subunit can be energy storage elements, and the feedback speed of the circuit is improved by using the energy storage and charging and discharging capabilities of the energy storage elements, so that the driving capability is increased. Preferably, the capacitors in the energy storage unit 2 and the capacity adjustment subunit are miller capacitors.
In one embodiment, the signal amplifying unit 3 includes a first amplifying subunit 31, a second amplifying subunit 32, and a third amplifying subunit 33, where the first amplifying subunit 31, the second amplifying subunit 32, and the third amplifying subunit 33 are connected in sequence, and the first amplifying subunit 31 is configured to amplify an input signal and output a first amplified signal; the second amplifying subunit 32 is configured to amplify the first amplified signal and output a second amplified signal; the third amplifying sub-unit 33 is configured to amplify the second amplifying sub-signal and output the amplified input signal, and optionally, the signal amplifying unit 3 may also be a two-stage amplifying unit.
Referring to fig. 1, in the present embodiment, a refresh process in the display panel is controlled as an example, and a working process of the driving amplifying circuit is described in detail. For ease of understanding, it should be noted that IN the present embodiment, the input signal at the signal input terminal IN is an input voltage that changes IN real time, for example, the input voltage may be 9V, 18V, etc. The output signal (voltage) of the signal output terminal OUT is a driving signal, which can be used to control the brightness of the liquid crystal cell in the display panel to drive the display panel to normally display. In practical applications, the number of the driving amplifying circuits may be determined by the number of the liquid crystal cells of the display panel, and the larger the number of the liquid crystal cells of the display device, the larger the number of the corresponding driving amplifying circuits, and conversely, the smaller the number of the liquid crystal cells of the display device, the smaller the number of the corresponding driving amplifying circuits. And only a single driving amplification circuit is illustrated in the present embodiment.
In one embodiment, the energy storage unit 2 includes a first capacitor C1, a second capacitor C2; the adjusting unit 1 comprises a first switch K1, a second switch K2, a third capacitor C3 and a fourth capacitor C4; the signal amplification unit 3 includes an amplifier a1, a first switching tube M1, a second switching tube M2, a third switching tube M3, a fourth switching tube M4, a fifth switching tube M5, a sixth switching tube M6, a seventh switching tube M7, an eighth switching tube M8, a ninth switching tube M9, a tenth switching tube M10, an eleventh switching tube M11, a twelfth switching tube M12, a thirteenth switching tube M13, and a fourteenth switching tube M14.
Wherein, the first terminal of the amplifier a1 is used for receiving an input voltage signal (i.e. an input signal of the signal input terminal IN), the second terminal of the amplifier a1 is used for receiving an output voltage signal (i.e. a driving signal) fed back by the circuit output terminal (i.e. the signal output terminal OUT), the third terminal of the amplifier a1 is respectively connected with the second terminal of the first switching tube M1 and the first terminal of the third switching tube M3, the fourth terminal of the amplifier a1 is respectively connected with the second terminal of the second switching tube M2, the first terminal of the fourth switching tube M4, the first terminal of the first capacitor C1 and the first terminal of the first switch K1, the fifth terminal of the amplifier a1 is respectively connected with the second terminal of the fifth switching tube and the first terminal of the seventh switching tube M7, the sixth terminal of the amplifier a1 is connected to the second terminal of the sixth switch tube M6, the first terminal of the eighth switch tube M8, the first terminal of the second capacitor C2 and the first terminal of the second switch K2.
In this embodiment, the input signal received by the amplifier a1 may be a positive voltage signal or a negative voltage signal; while the third terminal of the amplifier a1 and the fourth terminal of the amplifier a1 are used for amplifying the output positive voltage signal, the fifth terminal of the amplifier a1 and the sixth terminal of the amplifier a1 can be used for amplifying the output negative voltage signal; while the third terminal of amplifier a1 and the fourth terminal of amplifier a1 are used to amplify the output negative voltage signal, the fifth terminal of amplifier a1 and the sixth terminal of amplifier a1 may be used to amplify the output positive voltage signal.
The second end of the third switching tube M3 is connected to the first end of the eleventh switching tube M11, the first end of the twelfth switching tube M12, the third end of the first switching tube M1 and the third end of the second switching tube M2, and the second end of the eleventh switching tube M11 and the second end of the twelfth switching tube M12 are connected to the first end of the fifth switching tube M5, the third end of the seventh switching tube M7 and the third end of the eighth switching tube M8, respectively;
a second end of the fourth switching tube M4 is connected to the first end of the thirteenth switching tube M13, the first end of the fourteenth switching tube M14, and the third end of the ninth switching tube M9, respectively, and a second end of the thirteenth switching tube M13 and a second end of the fourteenth switching tube M14 are connected to the first end of the sixth switching tube M6 and the third end of the tenth switching tube M10, respectively.
The second end of the ninth switching tube M9 is connected to the first end of the tenth switching tube M10, the second end of the first capacitor C1, the second end of the third capacitor C3, the second end of the second capacitor C2, the second end of the fourth capacitor C4, and the signal output end OUT of the circuit.
The second terminal of the first switch K1 is connected to the first terminal of the third capacitor C3, and the second terminal of the second switch K2 is connected to the first terminal of the fourth capacitor C4.
The third terminal of the first switching tube M1 is connected to the third terminal of the second switching tube M2, the third terminal of the third switching tube M3 is connected to the third terminal of the fourth switching tube M4, the third terminal of the fifth switching tube M5 is connected to the third terminal of the sixth switching tube M6, and the third terminal of the seventh switching tube M7 is connected to the third terminal of the eighth switching tube M8.
The first end of the first switch tube M1, the first end of the second switch tube M2 and the first end of the ninth switch tube M9 are all connected to a power supply, and the second end of the seventh switch tube M7, the second end of the eighth switch tube M8 and the second end of the tenth switch tube M10 are all grounded.
The third terminal of the eleventh switch tube M11, the third terminal of the twelfth switch tube M12, the second terminal of the thirteenth switch tube M13, and the third terminal of the fourteenth switch tube M14 may also be connected to an external bias, and an external bias voltage provides a reference voltage for the second amplification subunit 32. Optionally, the reference voltage may be adjusted according to requirements. In addition, in this embodiment, the second amplification subunit 32 may also provide a bias voltage for the third amplification subunit 33, so as to ensure that the third amplification subunit 33 operates normally.
IN this embodiment, when the input voltage (the input signal of the signal input terminal IN) of the driving amplifier circuit fluctuates, the driving amplifier circuit starts a feedback mechanism to lock the output voltage (the driving signal) of the signal output terminal OUT of the driving amplifier circuit to be consistent with the value of the input voltage. Wherein, the feedback mechanism is specifically: the output voltage of the signal output terminal OUT of the driving amplifying circuit is fed back to the second terminal of the amplifier a1, the driving signal is sent to the amplifier a1 together with the input signal of the signal input terminal IN, after the amplification processing of the amplifier a1, the on or off of the adjusting unit 1 is controlled, so as to adjust the output voltage of the signal output terminal OUT of the driving amplifying circuit, and make the output voltage of the signal output terminal OUT of the driving amplifying circuit consistent with the value of the input voltage of the driving amplifying circuit, wherein the amplification processing of the amplifier a1 may further include: comparing the input signal with the feedback signal, if the voltage of the input signal is not consistent with the voltage of the feedback signal, the adjusting unit 1 needs to be controlled to be turned on and adjust the capacitance of the energy storage unit, and if the voltage of the input signal is consistent with the voltage of the feedback signal, the adjusting unit 1 needs to be kept turned off or the adjusting unit 1 needs to be controlled to be turned off.
In order to increase the feedback speed and enable the output voltage to be locked to the input voltage quickly, when the input voltage starts to change, the first switch K1 and the second switch K2 corresponding to the third capacitor C3 and the fourth capacitor C4 are controlled to be turned off, the third capacitor C3 and the fourth capacitor C4 are controlled to be turned off, at this time, the first capacitor C1 and the second capacitor C2 in the driving amplification circuit are in a charging state, the capacitance in the driving amplification circuit at this moment is smaller than the capacitance when the first switch K1 and the second switch K2 are normally closed, the charging and discharging time of the first capacitor C1 and the second capacitor C2 is further shortened to accelerate the feedback of the whole driving amplification circuit, and the output voltage can be locked to the input voltage quickly.
After the feedback of the output voltage is completed, the first switch K1 and the second switch K2 are closed, so that the third capacitor C3 and the first capacitor C1 form a closed loop, and the fourth capacitor C4 and the second capacitor C2 form a closed loop, thereby achieving the originally designed phase safety margin, enabling the output voltage of the driving amplification circuit to achieve a stable effect, and enabling the output voltage of the driving amplification circuit not to generate oscillation.
For example: when the input voltage is increased from 9V to 18V, the voltage of the output voltage of the signal output terminal OUT of the driving amplifying circuit is 9V temporarily, and in order to ensure the input voltage to be consistent with the output voltage, the voltage output by the signal output terminal of the driving amplifying circuit needs to be fed back to the signal amplifying unit 3, and the input voltage and the output voltage are kept at 18V all the time through the processing and control of the signal amplifying unit 3.
In the embodiment, the capacitor switching is performed to accelerate the capacitor charging/discharging time, enhance the driving capability of the driving amplifier, and switch the capacitance of the capacitor to a predetermined capacitance value (e.g., the predetermined capacitance value is 40% of the originally stored capacitance) during the capacitor charging/discharging time. Specifically, the preset capacitance value can be adjusted according to a specific application scenario, so as to achieve the optimal effect of capacitance switching. By reducing the capacitance, the charging and discharging time of the Miller capacitor is increased, the feedback speed of the driving amplifier is increased, and the original stored capacitance is switched back when the feedback is finished. The consumed power of the whole circuit is reduced by distributing the originally stored capacitance to at least one or more capacitors connected in parallel according to a preset proportion.
Optionally, in this embodiment, the first to fourth switching tubes M1 to M4, the ninth switching tube M9, the twelfth switching tube M12, and the fourteenth switching tube M14 are all NMOS tubes; the fifth switching tube M5 to the eighth switching tube M8, the tenth switching tube M10, the eleventh switching tube M11 and the thirteenth switching tube M13 are all PMOS tubes; and the first ends of the PMOS tube and the NMOS tube are both source electrodes, the second ends of the PMOS tube and the NMOS tube are both drain electrodes, and the third ends of the PMOS tube and the NMOS tube are both grid electrodes. In practical application, the PMOS transistor and the NMOS transistor need to be set according to the design requirements of designers.
The embodiment of the application provides a driving amplifying circuit, which is used for driving a liquid crystal display panel and is also connected with a controller, an input signal can be detected by the controller, the detected input signal is compared with an input signal at the last moment, and then according to a comparison result, an adjusting unit is controlled by the controller to adjust the driving time of the driving amplifying circuit and improve the driving capability of the driving amplifying circuit, so that the display panel with higher refresh rate can be adapted with lower power consumption. For example: 4K display, 8K display.
Specifically, referring to fig. 2, fig. 2 is a schematic circuit structure of another driving amplifier circuit according to an embodiment of the present disclosure. Compared to the driving amplifier circuit shown in fig. 1, the circuit provided in this embodiment further includes: signal detecting terminal IC connected with controller1And a signal control terminal IC2A preset switch tube M15 and a preset signal input terminal ICTP
Wherein, the signal detection terminal IC of the controller1A signal detection terminal IC connected with the signal input terminal IN and used for controlling the output voltage of the output voltage regulator1The voltage value of the input signal is detected; signal control end IC of controller2The first end of the adjusting unit 1 is connected with the first end of the driving amplifying circuit and is used for adjusting the driving time of the driving amplifying circuit; the preset switch tube M15 is respectively connected with the output end OUT of the driving amplifying circuit and the preset signal input end ICTPThe preset switch tube M15 is used for acquiring a signal output by the output terminal OUT of the driving amplifying circuit and acquiring a preset signal provided by the controller, and then controlling the liquid crystal display panel to display according to the signal output by the output terminal OUT of the driving amplifying circuit and the preset signal provided by the controller. The picture displayed by the liquid crystal display panel is more stable.
Referring to fig. 3, fig. 3 is a circuit timing diagram of a driving amplifying circuit according to an embodiment of the present disclosure. TP in the timing diagram is used to represent a preset signal issued by the controller, and the preset signal determines the refresh frequency of the LCD device, such as 60 Hz. IN is used for representing an input signal; SW denotes a change in the switching timing of the adjustment unit, and OUT denotes a drive amplification signal for controlling the liquid crystal display device. Specifically, as can be seen from fig. 2 and fig. 3, when the controller detects a change of an input signal in the driving amplifier circuit, the controller controls the adjustment unit to turn on the switches K1 and K2, so as to implement fast charging of the energy storage unit, so as to improve the driving amplification capability of the current driving amplifier circuit, and when the input signal in the driving amplifier circuit is stable, the switches K1 and K2 are turned off, so as to restore the phase safety margin of the driving amplifier circuit, so that the rear-stage lcd can stably display, and prevent the occurrence of incorrect display of the lcd due to oscillation of the output voltage.
Referring to fig. 4, fig. 4 is a schematic flow chart of a driving amplification method according to an embodiment of the present application, where the driving amplification method includes the following steps;
s1, the signal input terminal receives an input signal.
In this embodiment, the input signal may be a voltage signal, and the voltage signal is adjusted to ensure that the product can obtain a stable output.
And S2, the adjusting unit adjusts the capacitance of the energy storage unit according to the preset proportion.
And S3, the energy storage unit stores corresponding electric quantity according to the adjusted electric capacity, and adjusts the driving time of the driving amplifying circuit according to the charging and discharging time of the electric quantity.
And S4, outputting the driving signal by the signal output end.
And S5, the signal amplification unit detects the input signal and the driving signal, and controls the opening or closing of the adjustment unit according to the detection result.
Optionally, the driving amplification method provided by the embodiment of the present application may be implemented by the circuit of the driving amplification circuit provided by the above embodiment, so that when the input signal of the driving amplification circuit changes, the capacitance of the energy storage unit is adjusted by the adjustment unit, and the charging and discharging time of the energy storage unit is changed, thereby ensuring the power consumption of the amplification circuit without increasing the input current, and further meeting the power consumption requirement of the product.
The embodiment of the present application provides a chip, which includes a driving amplification circuit provided in the foregoing embodiment etched on a semiconductor material, and the driving amplification method of the foregoing embodiment is performed by the driving amplification circuit. For example, the driving amplification circuit provided in the above embodiment is etched on a wafer, then the etched wafer is packaged to form a driving amplification chip, and then the driving amplification chip is driven to operate according to a circuit pre-designed by a designer.
The embodiment of the application provides a driving device, which comprises a shell, wherein the driving amplification circuit or the chip provided by the above embodiment is arranged in the shell, and the circuit or the chip is used for executing the driving amplification method of the above embodiment. For example, when the liquid crystal display matrix is lighted and displayed, the picture display can be realized through an external driving device.
The embodiment of the present application provides a display device, which includes the driving amplification circuit or the chip proposed in the foregoing embodiment, and the circuit or the chip is used for executing the driving amplification method of the foregoing embodiment. The display device may be a television, a flat panel, a display, etc.
It should be noted that, in the several embodiments provided in the present application, the disclosed circuit and method can be implemented in other ways, as will be appreciated by those skilled in the art. For example, the above-described apparatus embodiments are merely illustrative, and for example, a division of a unit is merely a logical division, and an actual implementation may have another division, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection of devices or units through some interfaces, and may be in an electrical, mechanical or other form.
Units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit.
The functions, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present invention or a part thereof which substantially contributes to the prior art may be embodied in the form of a software product, which is stored in a storage medium and includes several instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk, an optical disk, or other various media capable of storing program codes.
Although the embodiments of the present invention have been described in conjunction with the accompanying drawings, those skilled in the art will be able to make various modifications and variations without departing from the spirit and scope of the invention, and such modifications and variations are within the scope defined by the appended claims.

Claims (10)

1. A drive amplification circuit, comprising:
a signal input for receiving an input signal;
the adjusting unit is used for adjusting the capacitance of the energy storage unit according to a preset proportion;
the energy storage unit is connected with the adjusting unit in parallel and used for storing corresponding electric quantity according to the adjusted electric capacity and adjusting the driving time for driving the amplifying circuit according to the charging and discharging time of the electric quantity;
a signal output terminal for outputting a driving signal;
the signal amplification unit is connected with the energy storage unit and used for detecting the input signal and the driving signal and controlling the adjustment unit to be turned on or turned off according to a detection result; when the difference is generated between the input signal and the driving signal, the capacitance of the energy storage unit is reduced, and when the difference is not generated between the input signal and the driving signal, the capacitance of the energy storage unit is maintained.
2. The driving amplifier circuit according to claim 1, wherein the adjusting unit comprises a switch subunit and a capacity adjusting subunit, the switch subunit is connected to the capacity adjusting subunit, the switch subunit is configured to turn on or off the capacity adjusting subunit, and the capacity adjusting subunit is configured to adjust the capacitance stored in the energy storage unit according to a predetermined ratio.
3. The driving amplifier circuit as claimed in claim 2, wherein the first terminal of the switching subunit is connected to the first terminal of the energy storage unit, the second terminal of the switching subunit is connected to the first terminal of the capacity adjustment subunit, and the second terminal of the capacity adjustment subunit is connected to the second terminal of the energy storage unit.
4. The driving amplifier circuit as claimed in claim 2, wherein the capacity adjustment subunit comprises at least one energy storage capacitor, and the energy storage capacitor is configured to store a preset ratio of capacitance.
5. The drive amplification circuit according to claim 1, wherein the signal amplification unit comprises:
the first amplification subunit is used for amplifying the input signal and outputting a first amplified signal;
the second amplification subunit is connected with the first amplification subunit and is used for amplifying the first amplification signal and outputting a second amplification signal;
and the third amplification subunit is connected with the second amplification subunit and used for amplifying the second amplification signal and outputting the amplified input signal.
6. The driving amplification circuit according to claim 5, wherein the first amplification subunit comprises:
a first end of the amplifier is used for receiving the input signal, a second end of the amplifier is used for receiving the driving signal output by the signal output end, and a third end of the amplifier, a fourth end of the amplifier, a fifth end of the amplifier and a sixth end of the amplifier are all connected with the second amplification subunit;
the second amplification subunit includes:
a first switch tube, a second switch tube, a third switch tube, a fourth switch tube, a fifth switch tube, a sixth switch tube, a seventh switch tube, an eighth switch tube, an eleventh switch tube, a twelfth switch tube, a thirteenth switch tube and a fourteenth switch tube,
the first end of the first switch tube and the first end of the second switch tube are both connected with a power supply, the second end of the first switch tube is respectively connected with the third end of the amplifier and the first end of the third switch tube, the second end of the second switch tube is respectively connected with the fourth end of the amplifier, the first end of the fourth switch tube, the adjusting unit and the energy storage unit, the second end of the third switch tube is connected with the first end of the eleventh switch tube, the first end of the twelfth switch tube, the third end of the first switch tube and the third end of the second switch, the second end of the eleventh switch tube and the second end of the twelfth switch tube are respectively connected with the first end of the fifth switch tube, the third end of the seventh switch tube and the third end of the eighth switch tube, and the second end of the fourth switch tube is respectively connected with the first end of the thirteenth switch tube, the fourth switch tube and the third ends of the thirteenth switch tube, A first end of a fourteenth switching tube and a third amplification subunit are connected, a second end of the thirteenth switching tube and a second end of the fourteenth switching tube are respectively connected with a first end of the sixth switching tube and the third amplification subunit, a second end of the fifth switching tube is respectively connected with a fifth end of the amplifier and a first end of the seventh switching tube, a second end of the sixth switching tube is connected with a sixth end of the amplifier, a first end of the eighth switching tube, the adjustment unit and the energy storage unit, a second end of the seventh switching tube and a second end of the eighth switch are both grounded, and a third end of the first switching tube is connected with a third end of the second switching tube,
a third end of the third switching tube is connected with a third end of the fourth switching tube, a third end of the fifth switching tube is connected with a third end of the sixth switching tube, and a third end of the seventh switching tube is connected with a third end of the eighth switching tube;
the third amplification subunit includes:
the first end of the ninth switching tube is connected with the power supply, the third end of the ninth switching tube is connected with the second end of the fourth switching tube, the second end of the ninth switching tube is respectively connected with the first end of the tenth switching tube, the second ends of the adjusting unit, the energy storage unit, the amplifier and the signal output end, the third end of the tenth switching tube is respectively connected with the first end of the sixth switching tube and the second end of the fourteenth switching tube, and the second end of the tenth switching tube is grounded.
7. A method of driving amplification, comprising:
the signal input end receives an input signal;
the adjusting unit adjusts the capacitance of the energy storage unit according to a preset proportion;
the energy storage unit stores corresponding electric quantity according to the adjusted electric capacity, and adjusts the driving time of the driving amplification circuit according to the charging and discharging time of the electric quantity;
the signal output end outputs a driving signal;
the signal amplification unit detects the input signal and the driving signal and controls the opening or closing of the adjustment unit according to the detection result; when the difference is generated between the input signal and the driving signal, the capacitance of the energy storage unit is reduced, and when the difference is not generated between the input signal and the driving signal, the capacitance of the energy storage unit is maintained.
8. A chip comprising the driving amplification circuit according to any one of claims 1 to 6, the driving amplification circuit performing the driving amplification method according to claim 7.
9. A drive device, comprising: a housing in which the drive amplification circuit according to any one of claims 1 to 6 is disposed, the drive amplification circuit being configured to perform the drive amplification method according to claim 7.
10. A display device, characterized in that a chip as claimed in claim 8 or a driving means as claimed in claim 9 is provided in the display device.
CN202210266584.1A 2022-03-18 2022-03-18 Driving amplifying circuit, method, chip, driving device and display device Active CN114360469B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210266584.1A CN114360469B (en) 2022-03-18 2022-03-18 Driving amplifying circuit, method, chip, driving device and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210266584.1A CN114360469B (en) 2022-03-18 2022-03-18 Driving amplifying circuit, method, chip, driving device and display device

Publications (2)

Publication Number Publication Date
CN114360469A CN114360469A (en) 2022-04-15
CN114360469B true CN114360469B (en) 2022-07-15

Family

ID=81095127

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210266584.1A Active CN114360469B (en) 2022-03-18 2022-03-18 Driving amplifying circuit, method, chip, driving device and display device

Country Status (1)

Country Link
CN (1) CN114360469B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5635880A (en) * 1996-03-14 1997-06-03 Northern Telecom Limited CMOS microwave multiphase voltage controlled oscillator
TW200703202A (en) * 2005-05-31 2007-01-16 Samsung Electronics Co Ltd Source driver controlling slew rate
CN103219961A (en) * 2013-04-10 2013-07-24 中国科学院微电子研究所 Bandwidth-adjustable operational amplifier circuit

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2833430A1 (en) * 2001-12-12 2003-06-13 St Microelectronics Sa Differential amplifier with low level of noise, comprises two amplifiers equipped with output stages containing capacitors and a follower stage connected to the capacitors
JP4234159B2 (en) * 2006-08-04 2009-03-04 シャープ株式会社 Offset correction device, semiconductor device, display device, and offset correction method
CN201294487Y (en) * 2008-10-12 2009-08-19 沈石 Low noise DC servo circuit
US8395448B2 (en) * 2011-01-14 2013-03-12 Analog Devices, Inc. Apparatus and method for miller compensation for multi-stage amplifier
JP2015211266A (en) * 2014-04-24 2015-11-24 シナプティクス・ディスプレイ・デバイス合同会社 Differential amplifier circuit and display drive circuit
EP3457369B1 (en) * 2017-09-19 2021-05-19 Elmos Semiconductor SE Circuit arrangement for a smoke sensor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5635880A (en) * 1996-03-14 1997-06-03 Northern Telecom Limited CMOS microwave multiphase voltage controlled oscillator
TW200703202A (en) * 2005-05-31 2007-01-16 Samsung Electronics Co Ltd Source driver controlling slew rate
CN103219961A (en) * 2013-04-10 2013-07-24 中国科学院微电子研究所 Bandwidth-adjustable operational amplifier circuit

Also Published As

Publication number Publication date
CN114360469A (en) 2022-04-15

Similar Documents

Publication Publication Date Title
US7119802B2 (en) Driving voltage controller
US20180205376A1 (en) Load driver
US8143869B2 (en) Voltage reference circuit with fast enable and disable capabilities
US11282468B2 (en) Switchable pixel circuit and driving method thereof
JP2010040053A (en) Adaptive voltage scaling clock generator for use in digital processing component and method of operating the same
US20060244709A1 (en) Source driver and structure of adjusting voltage with speed
JP2014509018A (en) Semiconductor device with on-chip voltage regulator
JP4280640B2 (en) System for adjusting the power supply level of a digital processing component and method of operating the same
CN112967692B (en) Ghost eliminating circuit and display device
CN105006221A (en) Mobile terminal and display panel driver
CN1307505C (en) Clock control system and clock control method
CN114360469B (en) Driving amplifying circuit, method, chip, driving device and display device
CN108615510B (en) Chamfering circuit and control method
CN103078631A (en) Crystal oscillator
US20090278515A1 (en) Multiple output voltage regulator
TWI385625B (en) Common voltage source of liquid crystal display and charge recycle system applied to the common voltage source
JP2009003764A (en) Semiconductor integrated circuit and electronic equipment
JPH1195189A (en) Drive device for liquid crystal display element
CN108269545B (en) Common voltage compensation circuit, display panel and display device
WO2023173595A1 (en) Voltage regulator and control method therefor
CN213277410U (en) Equalizer drive circuit and display device
JPH11150943A (en) Booster circuit
CN110534066B (en) Power supply control method of LCD driving chip
CN110121043B (en) Display power supply device and display system
US6815999B2 (en) Adaptive phase control for charge pumps

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant