CN114296278B - Array substrate, display panel and display device - Google Patents
Array substrate, display panel and display device Download PDFInfo
- Publication number
- CN114296278B CN114296278B CN202111460626.7A CN202111460626A CN114296278B CN 114296278 B CN114296278 B CN 114296278B CN 202111460626 A CN202111460626 A CN 202111460626A CN 114296278 B CN114296278 B CN 114296278B
- Authority
- CN
- China
- Prior art keywords
- electrode
- array substrate
- spacer
- display area
- test electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The application relates to the technical field of display, the application discloses an array substrate, a display panel and a display device, wherein the array substrate is provided with a display area and a non-display area which is arranged on the periphery of the display area in a surrounding mode, a test electrode is arranged in the non-display area and used for inputting test signals into the display area, the array substrate comprises a spacer, the spacer is arranged in the non-display area and at least partially positioned above the test electrode, the spacer is provided with a spacer channel which can be used for a detection probe to pass through, and the spacer channel penetrates through the spacer and extends to the test electrode. The array substrate provided by the application can conveniently detect the signal abnormality of the array substrate by the detection probe.
Description
Technical Field
The application relates to the technical field of display, in particular to an array substrate, a display panel and a display device.
Background
GOA (Gate driver on Array) is a technology of arranging a scanning line drive in a non-display area of an array substrate, POA (PS on Array) is a technology of manufacturing a spacer PS (Photo Spacer) on the array substrate, and the two technologies are widely used due to advantages of low cost, low power consumption, narrow frame and the like. When the display panel manufactured by adopting the GOA technology has signal abnormality, a small color film substrate is cut off to expose the test electrode at the uppermost layer of the GOA manufacturing area of the array substrate, and then the corresponding signal point on the test electrode is subjected to stamping by the detection probe, so that the reason of the signal abnormality is obtained.
In the related art, because the uppermost layer of the GOA manufacturing area is the test electrode, if the display panel is pressed by an external force at the position corresponding to the GOA manufacturing area, the test electrode of the GOA manufacturing area will contact with the test electrode on the color film substrate side for short circuit, so that PS needs to be disposed on the test electrode of the GOA manufacturing area, so that the PS covers the surface of the test electrode of the whole GOA manufacturing area, and the color film substrate and the array substrate corresponding to the GOA manufacturing area are supported by the PS, so that the contact short circuit between the test electrode of the GOA manufacturing area and the test electrode on the color film substrate side is avoided. The PS is disposed, so that the detection probe cannot pierce the PS to contact with the test electrode of the GOA manufacturing area, and the detection probe cannot contact the signal point to be detected, which is inconvenient for detecting abnormal signals of the array substrate adopting the GOA technology.
Disclosure of Invention
The main objective of the application is to provide an array substrate, which aims at providing a avoidance channel on a spacer in a non-display area of the array substrate, and enabling a detection probe for signal abnormality detection to pass through the avoidance channel, so that the detection probe can be contacted with a test electrode in the non-display area through the avoidance channel, and therefore, the array substrate is subjected to more convenient signal detection on the premise of retaining the spacer.
To achieve the above objective, first, the present application provides an array substrate, which has a display area and a non-display area surrounding the display area, wherein a test electrode is disposed in the non-display area, the test electrode is used for inputting a test signal into the display area, and the array substrate includes:
the spacer is arranged in the non-display area and at least partially positioned above the test electrode, and is provided with a position avoidance channel through which the detection probe can pass, and the position avoidance channel penetrates through the spacer and extends towards the test electrode.
In an embodiment of the present application, the spacer is disposed around the outer periphery of the test electrode, and encloses the space avoidance channel.
In an embodiment of the present application, the spacer includes a plurality of spacer blocks disposed at intervals;
the spacer blocks are arranged around the periphery of the test electrode, and the spacer blocks face the side wall of the test electrode to form the avoidance channel.
In an embodiment of the present application, the spacer has a blocking portion disposed on the test electrode;
the blocking portion is provided with the avoidance channel, and the avoidance channel penetrates through one side of the blocking portion facing the test electrode and one side of the blocking portion facing away from the test electrode.
In an embodiment of the present application, the non-display area of the array substrate includes:
a base layer;
the first electrode is arranged on the basal layer;
the insulating layer is arranged on one side of the first electrode, which is away from the basal layer; a kind of electronic device with high-pressure air-conditioning system
The second electrode is arranged in the insulating layer and is spaced from the first electrode; the insulating layer is provided with a first via hole extending towards the first electrode and a second via hole extending towards the second electrode;
the test electrode is arranged on one side of the insulating layer, which is opposite to the first electrode, and is electrically connected with the first electrode and the second electrode through the first via hole and the second via hole.
In an embodiment of the present application, the array substrate further includes a support structure;
the support structure is arranged on the basal layer and surrounds the periphery of the test electrode;
the spacer is arranged on one side of the supporting structure, which is away from the basal layer.
In an embodiment of the present application, the support structure includes a partial structure of the first electrode, the insulating layer, and the second electrode;
the first electrode, the insulating layer and the second electrode in the supporting structure are arranged in a stacked mode, so that the distance between the spacer and the basal layer is equal to the maximum distance between the side, facing the basal layer, of the test electrode and the basal layer.
In an embodiment of the present application, the spacer is a color resistor.
Secondly, the present application also proposes a display panel, the display panel comprising:
the array substrate; and
the color film substrate is arranged on one side of the array substrate and is enclosed with the array substrate to form a sealing space capable of being filled with liquid crystal.
In addition, the present application also proposes a display device including:
the display panel; and
the backlight module is positioned on one side of the array substrate of the display panel, which is opposite to the color film substrate of the display panel, and is used for providing a light source for the display panel.
According to the technical scheme, the spacer is arranged in the non-display area of the periphery of the display area, the support of the array substrate and the color film substrate on the opposite side of the array substrate is realized by using the spacer, and the spacer is penetrated and provided with the spacer channel, so that the detection probe for detecting signal abnormality can be contacted with the test electrode in the non-display area through the spacer channel on the spacer, the detection of the abnormal signal on the array substrate is realized, and the spacer is not required to be removed, so that the detection and detection of the spacer are realized on the premise of not removing the spacer, and the signal detection of the array substrate is facilitated.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings that are required in the embodiments or the description of the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and that other drawings may be obtained from the structures shown in these drawings without inventive effort to a person of ordinary skill in the art.
Fig. 1 is a schematic structural diagram of an array substrate according to a first embodiment of the present application;
FIG. 2 is a schematic diagram of a first structure of a non-display area of an array substrate according to a first embodiment of the present disclosure;
FIG. 3 isbase:Sub>A cross-sectional view of the non-display area of the array substrate of FIG. 2 along line A-A';
FIG. 4 is another cross-sectional view of the non-display area of the array substrate of FIG. 2 along line A-A';
FIG. 5 is a schematic diagram of a second structure of a non-display area of the array substrate according to the first embodiment of the present disclosure;
FIG. 6 is a cross-sectional view of the non-display area of the array substrate of FIG. 5 along line B-B';
FIG. 7 is a schematic diagram of a third structure of a non-display area of an array substrate according to the first embodiment of the present disclosure;
FIG. 8 is a schematic diagram of a fourth structure of a non-display area of the array substrate according to the first embodiment of the present disclosure;
FIG. 9 is a schematic diagram of a fifth structure of a non-display area of an array substrate according to a first embodiment of the present disclosure;
fig. 10 is a schematic structural diagram of a display panel according to a second embodiment of the present application;
fig. 11 is a schematic structural diagram of a display device according to a third embodiment of the present application.
Reference numerals illustrate:
| reference numerals | Name of the name | Reference numerals | Name of the |
| 1 | |
13 | |
| 11 | |
14 | |
| 12 | Non-display |
14a | Keep away a |
| 121 | |
141 | |
| 122 | |
142 | |
| 123 | Insulating |
15 | |
| 123a | First via hole | 2 | |
| 123b | Second via hole | 3 | |
| 124 | Second electrode | 4 | Detection probe |
The realization, functional characteristics and advantages of the present application will be further described with reference to the embodiments, referring to the attached drawings.
Detailed Description
The following description of the embodiments of the present application will be made clearly and fully with reference to the accompanying drawings, in which it is evident that the embodiments described are only some, but not all, of the embodiments of the present application. All other embodiments, which can be made by one of ordinary skill in the art based on the embodiments herein without making any inventive effort, are intended to be within the scope of the present application.
It should be noted that all directional indicators (such as up, down, left, right, front, and rear … …) in the embodiments of the present application are merely used to explain the relative positional relationship, movement, etc. between the components in a specific posture (as shown in the drawings), and if the specific posture is changed, the directional indicator is correspondingly changed.
In the present application, unless explicitly specified and limited otherwise, the terms "coupled," "secured," and the like are to be construed broadly, and for example, "secured" may be either permanently attached or removably attached, or integrally formed; can be mechanically or electrically connected; either directly or indirectly, through intermediaries, or both, may be in communication with each other or in interaction with each other, unless expressly defined otherwise. The specific meaning of the terms in this application will be understood by those of ordinary skill in the art as the case may be.
In addition, descriptions such as those related to "first," "second," and the like, are provided for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated in this application. Thus, a feature defining "a first" or "a second" may explicitly or implicitly include at least one such feature. The meaning of "and/or", "and/or" as used throughout is intended to include three side-by-side schemes, for example "a and/or B", including a scheme, or B scheme, or a scheme where a and B meet at the same time. In addition, the technical solutions of the embodiments may be combined with each other, but it is necessary to base that the technical solutions can be realized by those skilled in the art, and when the technical solutions are contradictory or cannot be realized, the combination of the technical solutions should be regarded as not exist and not within the protection scope of the present application.
First embodiment:
referring to fig. 1 to 3, the present application proposes an array substrate 1, where the array substrate 1 has a display area 11 and a non-display area 12 surrounding the display area 11, a test electrode 13 is disposed in the non-display area 12, the test electrode 13 is used for inputting a test signal into the display area 11, the array substrate 1 includes a spacer 14, the spacer 14 is disposed in the non-display area 12 and is at least partially located above the test electrode 13, the spacer 14 is provided with a space avoidance channel 14a for a detection probe 4 to pass through, and the space avoidance channel 14a penetrates through the spacer 14 and extends toward the test electrode 13.
In this embodiment, as shown in fig. 1, the display area 11 of the array substrate 1 is located in the middle of the array substrate 1, and the non-display area 12 of the array substrate 1 is disposed around the display area 11 of the array substrate 1. The display area 11 of the array substrate 1 may be provided with a plurality of data lines and scan lines that are arranged in a staggered manner, and a pixel unit is defined between two adjacent data lines and two adjacent scan lines, and each pixel unit may be driven by signals through the scan lines and the data lines. The non-display area 12 of the array substrate 1 is used for setting the test electrode 13 and a circuit module connected with the test electrode 13, and the test electrode 13 can be connected with the scanning line in the array substrate 1 through a metal layer on the array substrate 1 or directly connected with the scanning line. The detection probe 4 is externally connected with a testing device, the testing device inputs a testing signal to the display area 11 of the array substrate 1 through the detection probe 4, for example, inputs the testing signal to a circuit module connected with the testing electrode 13, receives a waveform feedback signal output by a scanning line in the display area 11 of the array substrate 1, and can judge whether the currently detected scanning line outputs abnormality according to the waveform feedback signal, so that a corresponding signal detection result is obtained.
As shown in fig. 2, the non-display area 12 of the array substrate 1 is provided with a spacer 14 for supporting the color film substrate 2 on the opposite side of the array substrate 1, and the spacer 14 is used for avoiding a common electrode contact short circuit on the color film substrate 2 side and the positive array substrate 1 side when the non-display area 12 of the display panel is pressed. The spacer 14 may be disposed on the test electrode 13, or disposed on the outer periphery of the test electrode 13, or partially disposed on the test electrode 13 and the rest disposed on the outer periphery of the test electrode 13. The material of the spacer 14 includes, but is not limited to, photoresist and color resist.
As shown in fig. 3, the detection point of the detection probe 4 may be any surface portion of the test electrode 13 exposed through the avoidance channel 14a, and by arranging the spacer 14 in the non-display area 12 at the periphery of the display area 11 and penetrating the avoidance channel 14a on the spacer 14, the detection probe 4 for detecting signal abnormality can contact the test electrode 13 in the non-display area 12 through the avoidance channel 14a on the spacer 14, so as to realize detection of abnormal signal on the array substrate 1, thereby realizing avoidance of detection and detection without removing the spacer 14, and facilitating signal detection of the array substrate 1. The clearance channel 14a may be a through hole structure, an opening structure, or the like, which is not limited in this case.
In an embodiment of the present application, as shown in fig. 2 and 3, the spacer 14 is disposed around the outer periphery of the test electrode 13 and surrounds the space-avoiding channel 14a.
In this embodiment, the spacer 14 is disposed around the outer periphery of the test electrode 13, so that the inner peripheral wall of the spacer 14 encloses to form the avoidance channel 14a extending to the test electrode 13, and the annular structure of the spacer 14 is used to support the color film substrate 2 and the array substrate 1, which is beneficial to improving the stability of the thickness of the liquid crystal cell and the structural stability of the non-display area of the display panel. In addition, the spacer 14 is arranged around the outer periphery of the test electrode 13, which is beneficial to enlarging the channel area of the avoidance channel 14a, so that a sufficient access space is provided for the detection probe 4, and the detection probe 4 can conveniently detect the test electrode 13 through the avoidance channel 14a.
As shown in fig. 3 and fig. 4, the materials of the spacers 14 in fig. 3 and fig. 4 are different, so that the spacers 14 are marked by different shadow lines, because the non-display area 12 on the side of the array substrate 1 is arranged corresponding to the non-display area 12 on the side of the color film substrate 2, and the non-display area on the side of the color film substrate 2 is provided with a black matrix layer for shading light, the non-display area of the array substrate cannot have lateral light leakage, and the materials of the spacers 14 can be light shading materials or light transmitting materials, for example, the spacers 14 can be resin, red color resistance, blue color resistance, green color resistance and the like, thereby being beneficial to improving the design flexibility of the spacers 14 and reducing the material cost of the spacers 14.
Alternatively, the spacer 14 includes two spacer segments disposed on opposite sides of the test electrode 13, and the two spacer segments may be disposed adjacent to two long sides of the test electrode 13, or adjacent to two short sides of the test electrode 13, respectively. Therefore, on the premise that the spacer 14 is ensured to reliably support the non-display area 12 of the array substrate 1 and the non-display area of the color film substrate 2, the whole volume of the spacer 14 is reduced, and the material cost and the manufacturing cost of the spacer 14 are saved. The non-display area of the color film substrate 2 and the non-display area 12 of the array substrate 1 are correspondingly arranged, the long side of the test electrode 13 is a side extending along the width direction of the array substrate 1, and the short side of the test electrode 13 is a side extending along the length direction of the array substrate 1.
In an embodiment of the present application, as shown in fig. 2 and 3, the non-display area 12 of the array substrate 1 includes a base layer 121, a first electrode 122, an insulating layer 123, and a second electrode 124, where the first electrode 122 is disposed on the base layer 121, and the insulating layer 123 is disposed on a side of the first electrode 122 facing away from the base layer 121; the second electrode 124 is disposed in the insulating layer 123 and spaced apart from the first electrode 122; the insulating layer 123 is provided with a first via 123a extending toward the first electrode 122 and a second via 123b extending toward the second electrode 124; the test electrode 13 is disposed on a side of the insulating layer 123 opposite to the first electrode 122, and is electrically connected to the first electrode 122 and the second electrode 124 through the first via hole 123a and the second via hole 123 b.
In this embodiment, the first electrode 122 and the second electrode 124 are used for connecting the circuit module of the non-display area 12, the first electrode 122 and the second electrode 124 are electrically connected through the test electrode 13, the first electrode 122 or the second electrode 124 can be used as a conductive electrode connected with the display area 11, when the detection probe 4 is connected with the test electrode 13, an electrical signal input by the detection probe 4 to the test electrode 13 can be transmitted into the display area 11 through the first electrode 122 and the second electrode 124, and a feedback signal in the display area 11 of the array substrate 1 can also be transmitted to the first electrode 122 or the second electrode 124 through the test electrode 13, so that when the detection probe 4 is in contact with the test electrode 13, the detection probe 4, the test electrode 13, the first electrode 122 and the second electrode 124 are mutually conducted, and thus signal detection can be performed by the detection probe 4 on the circuit module connected with the first electrode 122 and the circuit module connected with the second electrode 124. Specifically, the detection probe 4 may be externally connected with a test device, and the test device inputs a test signal to the display area 11 of the array substrate 1 or a circuit module connected to the first electrode 122 or the second electrode 124 through the detection probe 4, the test electrode 13, the first electrode 122 and the second electrode 124, and receives a waveform feedback signal output from the display area 11 of the array substrate 1 or the circuit module connected to the first electrode 122 or the second electrode 124, and by determining whether the waveform feedback signal is abnormal, it is able to understand whether the signal output of the circuit module connected to the first electrode 122 or the second electrode 124 is abnormal, thereby implementing signal detection of the circuit module connected to the first electrode 122 and the circuit module connected to the second circuit. The first electrode 122 and the second electrode 124 may be electrically connected to a driving circuit or a thin film transistor switch on the array substrate 1, so that whether the driving circuit or the thin film transistor switch on the array substrate 1 is abnormal or not can be detected by the above detection method.
In an embodiment of the present application, as shown in fig. 3, the array substrate 1 further includes a support structure 15; the support structure 15 is shown disposed on the base layer 121 and around the outer periphery of the test electrode 13; the spacer 14 is disposed on a side of the support structure 15 facing away from the base layer 121.
In this embodiment, the supporting structure 15 is used for supporting the spacer 14, the supporting structure 15 is located between the base layer 121 and the spacer 14, the supporting structure 15 is configured, the spacer 14 can obtain a higher supporting height through the supporting structure 15, and meanwhile, the height of each part of the spacer 14 can be adjusted through the supporting structure 15, so that the surfaces of the spacer 14 facing away from the base layer 121 are in the same horizontal position, so as to reliably and stably support the color film substrate 2 and the non-display area 12 of the array substrate 1. Wherein the material of the support structure 15 includes, but is not limited to, metal, resin, and color resist, as defined herein.
Alternatively, as shown in connection with fig. 3 and 4, the support structure 15 includes a partial structure of the first electrode 122, the insulating layer 123, and the second electrode 124; the first electrode 122, the insulating layer 123 and the second electrode 124 in the supporting structure 15 are stacked, so that the distance between the spacer 14 and the base layer 121 is equal to the maximum distance between the side of the test electrode 13 facing the base layer 121 and the base layer 121.
In this embodiment, the supporting structure 15 is made of a part of the structure of the first electrode 122, a part of the structure of the insulating layer 123, and a part of the structure of the second electrode 124, and the arrangement and thickness of the first electrode 122, the insulating layer 123, and the second electrode 124 may be the same as those of the previous embodiment, that is, the first electrode 122 in the supporting structure 15 is disposed on the substrate layer 121, the insulating layer 123 is partially disposed on a side of the first electrode 122 facing away from the substrate layer 121, the second electrode 124 is disposed in the insulating layer 123 and is spaced from the first electrode 122, and two sides of the second electrode 124 facing and facing away from the first electrode 122 have a part of the insulating layer 123. Because the test electrode 13 is a metal electrode layer, the thickness of the test electrode is very thin and almost negligible, and therefore, the structural design of the support structure 15 in this embodiment can ensure that when the first electrode 122, the insulating layer 123 and the second electrode 124 are disposed on the base layer 121 in the display area 11 of the array substrate 1 in the same manner, the spacer 14 in the display area 11 of the array substrate 1 can maintain a uniform support height with the spacer 14 in the non-display area 12 of the array substrate 1, so that the display panel composed of the array substrate 1 and the color film substrate 2 can be uniformly supported by the display area of the display panel and the plurality of spacers 14 in the non-display area, thereby avoiding the problem that when the non-display area of the display panel is pressed, the lines below the spacer 14 are pressed and become loaded to be large, and because the lines in the non-display area of the display panel are more sensitive, the load of the related lines becomes large, which causes abnormal line output in the non-display area of the array substrate 1, thereby causing poor display of the display panel.
It should be noted that, because the second electrode 124 does not completely cover the first electrode 122 in the vertical optical path direction of the array substrate 1, there is a situation that the surface of the test electrode 13 facing the base layer 121 is actually high in the partial area position and low in the partial area position, and when the first electrode 122, the insulating layer 123 and the second electrode 124 extend into the display area 11 of the array substrate 1, the spacer disposed in the display area 11 of the array substrate 1 uses the highest position of the insulating layer 123 on the side facing away from the base layer 121 as a reference, in order to ensure that the supporting heights of the spacers in the display area 11 and the non-display area 12 of the array substrate 1 are consistent, in this embodiment, the height position of the highest position of the test electrode 13 is set as a reference for the spacer 14 in the non-display area 12, that is, the distance between the spacer 14 in the non-display area 12 and the base layer 121 is equal to the maximum distance between the side of the test electrode 13 facing the base layer 121 and the base layer 121.
In an embodiment of the present application, as shown in fig. 5 and 6, the spacer 14 has a blocking portion 142 disposed on the test electrode 13; the blocking portion 142 is provided with a clearance channel 14a, and the clearance channel 14a penetrates through one side of the blocking portion 142 facing the test electrode 13 and one side of the blocking portion 142 facing away from the test electrode 13.
In this embodiment, the spacer 14 may cover the upper surface of the test electrode 13, and the avoidance channel 14a may be a through hole structure disposed on the spacer 14, where the hole diameter of the through hole structure is larger than the diameter of the detection probe 4, so that the detection probe 4 can smoothly contact with the test electrode 13 through the through hole structure. By covering the surface of the test electrode 13 with the spacer 14, on one hand, the contact area between the spacer 14 and the test electrode 13 can be increased, the connection tightness of the spacer 14 and the test electrode 13 is improved, and the spacer 14 is prevented from peeling off; on the other hand, the contact area between the spacer 14 and the color film substrate 2 on the opposite side of the array substrate 1 can be increased, so that the stability of the spacer 14 for supporting the array substrate 1 and the color film substrate 2 is improved.
In one embodiment of the present application, as shown in fig. 7 and 8, the spacer 14 includes a plurality of spacer blocks 141 disposed at intervals; the plurality of spacer blocks 141 are disposed around the outer circumference of the test electrode 13, and the side walls of the plurality of spacer blocks 141 facing the test electrode 13 are enclosed to form a space-avoiding channel 14a.
In the present embodiment, the spacer 14 includes a plurality of spacer blocks 141, and the inside of the plurality of spacer blocks 141 forms the space-avoiding passage 14a. The spacer block 14 may have a block structure, the cross-section of which may be square or polygonal, and the number of spacer blocks 141 may be three, four or more than four, when the number of spacer blocks 141 is three, one spacer block 141 may be disposed near the short side of the test electrode 13, and the other two spacer blocks 141 may be disposed near the long side of the test electrode 13, so as to stably support the color film substrate 2 and the array substrate 1; when the number of the spacer blocks 141 is four, the four spacer blocks 141 can be respectively arranged adjacent to the four corners of the test electrode 13, so that the function of stably supporting the color film substrate 2 and the array substrate 1 is achieved; when the number of the spacer blocks 141 is plural, the plurality of spacer blocks 141 may be disposed around the entire test electrode 13 to stably support the color film substrate 2 and the array substrate 1. Wherein the material of each spacer 141 includes, but is not limited to, resin or color resist, and the heights of the spacers 141 are the same. The plurality of spacer blocks 141 can save the overall material cost of the spacer 14, reduce the manufacturing cost and difficulty of the spacer 14, and simultaneously can give consideration to the stability of supporting the non-display area of the display panel.
Alternatively, as shown in fig. 10, the spacer blocks 141 are provided in a long strip shape such that the spacer blocks 141 are provided in a strip or segment-like structure, and each spacer block 141 may be provided adjacent to one long side of the test electrode 13 or adjacent to one short side of the test electrode 13. Therefore, on the premise that the non-display area 12 of the array substrate 1 and the non-display area of the color film substrate 2 are reliably supported by the spacer blocks 141, the whole volume of the spacer 14 is reduced, and the material cost and the manufacturing cost of the spacer 14 are saved. The long side of the test electrode 13 is a side of the test electrode 13 extending along the width direction of the array substrate 1, and the short side of the test electrode 13 is a side of the test electrode 13 extending along the length direction of the array substrate 1. One or more elongated spacer blocks 141 may be provided as needed at the outer periphery of the short and long sides of the test electrode 13 and the outer periphery of the junction of the short and long sides of the test electrode 13.
Second embodiment:
the application further provides a display panel, as shown in fig. 10, the display panel includes the above-mentioned array substrate 1 and color film substrate 2, and the color film substrate 2 is disposed on one side of the array substrate 1 and encloses with the array substrate 1 to form a sealed space capable of being filled with liquid crystal.
In this embodiment, the color film substrate 2 is disposed on the opposite side of the array substrate 1, and encloses with the array substrate 1 to form a liquid crystal cell, and a sealed space in the liquid crystal cell is used for filling liquid crystal. The test electrode 13 and the spacer 14 are positioned between the color film substrate 2 and the array substrate 1, the test electrode 13 is positioned in the non-display area 12 of the array substrate 1, the non-display area of the color film substrate 2 is arranged corresponding to the non-display area 12 of the array substrate 1, and a black matrix for shading light is arranged in the non-display area of the color film substrate 2 so as to avoid lateral light leakage of the display panel. The specific structure of the array substrate 1 in this embodiment refers to the foregoing embodiments, and since the display panel adopts all the technical solutions of all the foregoing embodiments, at least the technical solutions of the foregoing embodiments have all the beneficial effects, which are not described herein in detail.
Third embodiment:
the present application further provides a display device, as shown in fig. 11, which includes a backlight module 3 and a display panel in the previous embodiment, where the backlight module 3 is located at a side of the array substrate 1 of the display panel facing away from the color film substrate 2 of the display panel, and is used for providing a light source for the display panel.
In this embodiment, the backlight module 3 may be a direct type backlight module 3 or a side-in type backlight module 3, and the backlight module 3 may include a light modulation film such as a diffusion sheet, a back plate, a light source, a light guide plate, and the like, and the light emitting side of the backlight module 3 is disposed towards the array substrate 1 of the display panel, so that the backlight module 3 can provide a light source for the display panel, and the display panel can control light transmission and finally display images. The specific structure of the display panel refers to the above embodiments, and since the display device adopts all the technical solutions of all the embodiments, at least the display device has all the beneficial effects brought by the technical solutions of the embodiments, and the detailed description is omitted herein.
The foregoing is merely an optional embodiment of the present application, and is not limited to the scope of the patent application, and all equivalent structural changes made by the specification and the drawings of the present application or direct/indirect application in other related technical fields are included in the scope of the patent protection of the present application.
Claims (9)
1. An array substrate, the array substrate has a display area and a non-display area that is arranged around the periphery of the display area, a test electrode is arranged in the non-display area, and the test electrode is used for inputting a test signal into the display area, the array substrate is characterized in that the array substrate comprises:
the spacer is arranged in the non-display area and at least partially positioned above the test electrode, and is provided with a position avoidance channel through which the detection probe can pass, and the position avoidance channel penetrates through the spacer and extends towards the test electrode;
the non-display area of the array substrate includes:
a base layer;
the first electrode is arranged on the basal layer;
the insulating layer is arranged on one side of the first electrode, which is away from the basal layer; a kind of electronic device with high-pressure air-conditioning system
The second electrode is arranged in the insulating layer and is spaced from the first electrode; the insulating layer is provided with a first via hole extending towards the first electrode and a second via hole extending towards the second electrode;
the test electrode is arranged on one side of the insulating layer, which is opposite to the first electrode, and is electrically connected with the first electrode and the second electrode through the first via hole and the second via hole.
2. The array substrate of claim 1, wherein the spacer is disposed around the outer periphery of the test electrode and encloses the avoidance channel.
3. The array substrate of claim 2, wherein the spacer comprises a plurality of spacers arranged at intervals;
the spacer blocks are arranged around the periphery of the test electrode, and the spacer blocks face the side wall of the test electrode to form the avoidance channel.
4. The array substrate of claim 1, wherein the spacer has a blocking portion disposed on the test electrode;
the blocking portion is provided with the avoidance channel, and the avoidance channel penetrates through one side of the blocking portion facing the test electrode and one side of the blocking portion facing away from the test electrode.
5. The array substrate of claim 1, further comprising a support structure;
the support structure is arranged on the basal layer and surrounds the periphery of the test electrode;
the spacer is arranged on one side of the supporting structure, which is away from the basal layer.
6. The array substrate of claim 5, wherein the support structure comprises a partial structure of the first electrode, the insulating layer, and the second electrode;
the first electrode, the insulating layer and the second electrode in the supporting structure are arranged in a stacked mode, so that the distance between the spacer and the basal layer is equal to the maximum distance between the side, facing the basal layer, of the test electrode and the basal layer.
7. The array substrate of any one of claims 1 to 4, wherein the spacers are color resistors.
8. A display panel, the display panel comprising:
the array substrate of any one of claims 1 to 7; and
the color film substrate is arranged on one side of the array substrate and is enclosed with the array substrate to form a sealing space capable of being filled with liquid crystal.
9. A display device, characterized in that the display device comprises:
the display panel of claim 8; and
the backlight module is positioned on one side of the array substrate of the display panel, which is opposite to the color film substrate of the display panel, and is used for providing a light source for the display panel.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111460626.7A CN114296278B (en) | 2021-11-30 | 2021-11-30 | Array substrate, display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111460626.7A CN114296278B (en) | 2021-11-30 | 2021-11-30 | Array substrate, display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114296278A CN114296278A (en) | 2022-04-08 |
| CN114296278B true CN114296278B (en) | 2023-04-25 |
Family
ID=80966183
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111460626.7A Active CN114296278B (en) | 2021-11-30 | 2021-11-30 | Array substrate, display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114296278B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001358189A (en) * | 2000-06-15 | 2001-12-26 | Seiko Epson Corp | Method for manufacturing electrode substrate, electrode substrate and optoelectronic device |
| CN104375290A (en) * | 2014-10-21 | 2015-02-25 | 合肥京东方光电科技有限公司 | Shock insulator detection method and device |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6692631B2 (en) * | 2015-11-30 | 2020-05-13 | 株式会社ジャパンディスプレイ | Display device with sensor and sensor device |
| CN111190312A (en) * | 2020-01-08 | 2020-05-22 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and method for measuring electrical characteristics of array substrate |
| CN112230483B (en) * | 2020-09-23 | 2021-10-01 | 惠科股份有限公司 | Array substrate, display panel and large glass panel |
| CN112289777B (en) * | 2020-10-28 | 2023-07-25 | 武汉华星光电半导体显示技术有限公司 | Display panel and display device |
-
2021
- 2021-11-30 CN CN202111460626.7A patent/CN114296278B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001358189A (en) * | 2000-06-15 | 2001-12-26 | Seiko Epson Corp | Method for manufacturing electrode substrate, electrode substrate and optoelectronic device |
| CN104375290A (en) * | 2014-10-21 | 2015-02-25 | 合肥京东方光电科技有限公司 | Shock insulator detection method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114296278A (en) | 2022-04-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10234971B2 (en) | Touch-display panel and touch-display device | |
| US20180366495A1 (en) | Array substrate, display panel and display device | |
| US7593234B2 (en) | Electro-optical device, method of manufacturing electro-optical device, and electronic apparatus | |
| CN100573242C (en) | Liquid crystal indicator | |
| US9348182B2 (en) | Active matrix substrate and display device | |
| US10725344B1 (en) | Display panel and display device | |
| US7667798B2 (en) | Liquid crystal display device | |
| US20150301420A1 (en) | Active matrix substrate and display device | |
| KR101701368B1 (en) | Liquid crystal display panel with embedded camera module and method for manufacturing the same | |
| KR100229372B1 (en) | Lcd panel | |
| CN108732830B (en) | Display panel and display device | |
| CN110806666B (en) | COA substrate and display panel | |
| CN114296278B (en) | Array substrate, display panel and display device | |
| JP2004205549A (en) | Liquid crystal display cell and liquid crystal display | |
| US9599866B2 (en) | Active matrix substrate and display device | |
| CN113471238A (en) | Display panel, detection method thereof and display device | |
| US20210302774A1 (en) | Liquid crystal display panel and display device | |
| CN109752892B (en) | Liquid crystal display panel and display device | |
| US20220365390A1 (en) | Display panel and display device | |
| CN115291446B (en) | Array substrate, display panel and display device | |
| US8035760B2 (en) | Liquid crystal display | |
| JP4701904B2 (en) | Electro-optical device and electronic apparatus | |
| US11798957B2 (en) | Array substrate, display panel and large glass panel | |
| CN114690487A (en) | Liquid crystal display panel and display device | |
| CN216792621U (en) | Liquid crystal display screen and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |