CN114255712B - Display method and display device - Google Patents

Display method and display device Download PDF

Info

Publication number
CN114255712B
CN114255712B CN202011004164.3A CN202011004164A CN114255712B CN 114255712 B CN114255712 B CN 114255712B CN 202011004164 A CN202011004164 A CN 202011004164A CN 114255712 B CN114255712 B CN 114255712B
Authority
CN
China
Prior art keywords
target
memory
time sequence
information table
sequence control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202011004164.3A
Other languages
Chinese (zh)
Other versions
CN114255712A (en
Inventor
刘子涵
王柏钧
师俊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xianyang Caihong Optoelectronics Technology Co Ltd
Original Assignee
Xianyang Caihong Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xianyang Caihong Optoelectronics Technology Co Ltd filed Critical Xianyang Caihong Optoelectronics Technology Co Ltd
Priority to CN202011004164.3A priority Critical patent/CN114255712B/en
Publication of CN114255712A publication Critical patent/CN114255712A/en
Application granted granted Critical
Publication of CN114255712B publication Critical patent/CN114255712B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2290/00Indexing scheme relating to details of a display terminal

Abstract

The embodiment of the invention discloses a display method and a display device. The display method includes, for example: reading a target panel information table stored in a first memory of a horizontal driving circuit board, wherein the target panel information table includes: target timing control information and target image processing parameters associated with the target timing control information; storing the read target panel information table into a second memory positioned on the time sequence control circuit board; reading the target timing control information from the second memory to determine a target timing control program; and executing the target time sequence control program to read the target image processing parameters from the target panel information table saved in the second memory, and outputting the input image data to the liquid crystal display panel for display after performing image processing on the input image data based on the target image processing parameters. The display method disclosed by the embodiment of the invention can avoid the situation that the display device is abnormal due to mixed use of a plurality of time sequence control program versions in the prior art.

Description

Display method and display device
Technical Field
The present invention relates to the field of display technologies, and in particular, to a display method and a display apparatus.
Background
In the design of the existing display device such as a liquid crystal display, timing control programs (TCON codes) of different versions can be debugged according to different display panel architectures, different power chip models, different gamma chip models and the like, and more versions of TCON codes are derived by the design, so that not only is the overall design time and labor cost increased, but also the debugging cost and the debugging period are increased, and once different TCON codes are mixed, the problem of abnormal display of the display device is inevitably generated.
Therefore, the present invention is directed to solving the technical problem of how to avoid the problem that the display device is abnormal due to the mixed use of the related technologies with a large number of versions of the timing control program.
Disclosure of Invention
The embodiment of the invention discloses a display method and a display device, which can avoid the condition that the display device is abnormal because of mixed use of a plurality of time sequence control program versions in the prior art.
Specifically, in a first aspect, a display method disclosed in an embodiment of the present invention is executed in a display apparatus, where the display apparatus includes a timing control circuit board, a horizontal driving circuit board connected to the timing control circuit board, and a liquid crystal display panel connected to the horizontal driving circuit board, where the liquid crystal display panel includes: the display device comprises a display unit array, and a source electrode driving circuit and a grid electrode driving circuit which are connected with the display unit array; the display method comprises the following steps: reading a target panel information table stored in a first memory of the horizontal driving circuit board, wherein the target panel information table includes: target timing control information and target image processing parameters associated with the target timing control information; storing the read target panel information table into a second memory positioned on the time sequence control circuit board; reading the target timing control information from the second memory to determine a target timing control program; and executing the target time sequence control program to read the target image processing parameters from the target panel information table saved in the second memory, and outputting the input image data to the liquid crystal display panel for display after performing image processing on the input image data based on the target image processing parameters.
In one embodiment of the present invention, the target timing control information includes: target panel architectural information; the reading the target timing control information from the second memory to determine a target timing control program, comprising: determining a corresponding data mapping relation based on the target panel architecture information; reading an initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation to obtain the target time sequence control program.
In one embodiment of the present invention, the target timing control information includes: the method comprises the steps of carrying out an initial time sequence control program, a target chip identification and a target chip initial program corresponding to the target chip identification; the reading the target timing control information from the second memory to determine a target timing control program, comprising: determining a corresponding program data conversion format based on the target chip identification; reading the initial time sequence control program from the target panel information table saved in the second memory, and modifying the initial time sequence control program based on the program data conversion format to obtain the target time sequence control program; the executing the target timing control program to read the target image processing parameter from the target panel information table saved in the second memory, perform image processing on input image data based on the target image processing parameter, and output the input image data to the liquid crystal display panel for display includes: executing the target time sequence control program to read the target chip initial program from the target panel information table stored in the second memory, perform format conversion on the target chip initial program based on the program data conversion format, and send the target chip initial program to a target chip corresponding to the target chip identifier, and read the target image processing parameter from the target panel information table stored in the second memory, perform image processing on the input image data based on the target image processing parameter, and output the image data to the liquid crystal display panel for display.
In one embodiment of the present invention, the target timing control information includes: the second memory stores an initial time sequence control program; the reading the target timing control information from the second memory to determine a target timing control procedure comprises: determining a corresponding program data conversion format based on the target chip identification; reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the program data conversion format to obtain the target time sequence control program; the executing the target timing control program to read the target image processing parameter from the target panel information table saved in the second memory, perform image processing on input image data based on the target image processing parameter, and output the input image data to the liquid crystal display panel for display includes: executing the target time sequence control program to read the target chip initial program from the target panel information table stored in the second memory, carrying out format conversion on the target chip initial program based on the program data conversion format, sending the target chip initial program to a target chip corresponding to the target chip identification, reading the target image processing parameter from the target panel information table stored in the second memory, carrying out image processing on the input image data based on the target image processing parameter, and outputting the input image data to the liquid crystal display panel for display.
In one embodiment of the present invention, the target timing control information further includes: target interface type information; the reading the target timing control information from the second memory to determine a target timing control program, comprising: determining the corresponding data mapping relation based on the target panel architecture information; determining a corresponding image data conversion format based on the target interface type information; reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation and the image data conversion format to obtain the target time sequence control program; the executing the target timing control program to read the target image processing parameter from the target panel information table saved in the second memory, perform image processing on input image data based on the target image processing parameter, and output the input image data to the liquid crystal display panel for display includes: executing the target time sequence control program to perform image processing on input image data based on the target image processing parameters to obtain processed image data, performing format conversion on the processed image data based on the image data conversion format, and outputting the processed image data to the liquid crystal display panel for display through a target data interface corresponding to the target interface type information.
In one embodiment of the present invention, the target panel information table further includes: representing a target information table identification of the panel information table; the display method further comprises: reading the target information table identification stored by the second memory in response to power-up being resumed; judging whether the target information table identification stored in the second memory is the same as the information table identification currently stored in the first memory or not; and in response to the target information table identifier stored in the second memory being different from the information table identifier currently stored in the first memory, reading a panel information table stored in the first memory and associated with the information table identifier and storing the panel information table in the second memory to replace the target panel information table stored in the second memory.
In a second aspect, an embodiment of the present invention discloses a display device, including: a liquid crystal display panel comprising: the display device comprises a display unit array, and a source electrode driving circuit and a grid electrode driving circuit which are connected with the display unit array; the horizontal drive circuit board, connect source driver circuit with gate driver circuit includes: a first memory; the time sequence control circuit board is connected with the horizontal driving circuit board and comprises: a second memory; the time sequence control module is electrically connected with the first memory, the second memory and the liquid crystal display panel; wherein the first memory stores a target panel information table including: target timing control information and target image processing parameters associated with the target timing control information; the time sequence control module is used for: reading the target panel information table stored in the first memory and storing the target panel information table in the second memory; reading the target timing control information from the second memory to determine a target timing control program; and executing the target time sequence control program to read the target image processing parameters from the target display information table, and outputting the input image data to the liquid crystal display panel for display after performing image processing on the input image data based on the target image processing parameters.
In one embodiment of the present invention, the display device further includes: the multimedia system mainboard is connected with the time sequence control circuit board; the time sequence control module is arranged on the multimedia system mainboard or the time sequence control circuit board; the second memory stores an initial time sequence control program; the target timing control parameters include: target panel architectural information; the timing control module is configured to read the target timing control information from the second memory to determine a target timing control program, and specifically includes: determining a corresponding data mapping relation based on the target panel architecture information; and reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation to obtain the target time sequence control program.
In one embodiment of the present invention, the display device further includes: the multimedia system mainboard is connected with the time sequence control circuit board; the time sequence control module is arranged on the multimedia system mainboard or the time sequence control circuit board; the target timing control information includes: the method comprises the steps of carrying out initial time sequence control program, target chip identification and target chip initial program corresponding to the target chip identification; the timing control module is specifically configured to: reading the target chip identification from the second memory to determine a corresponding program data conversion format based on the target chip identification; reading the initial time sequence control program from the target panel information table saved in the second memory, and modifying the initial time sequence control program based on the program data conversion format to obtain the target time sequence control program; executing the target time sequence control program to read the target chip initial program from the target panel information table stored in the second memory, perform format conversion on the target chip initial program based on the program data conversion format, and send the target chip initial program to a target chip corresponding to the target chip identifier, and read the target image processing parameter from the target panel information table stored in the second memory, perform image processing on the input image data based on the target image processing parameter, and output the image data to the liquid crystal display panel for display.
In one embodiment of the present invention, the display device further includes: the multimedia system mainboard is connected with the time sequence control circuit board; the time sequence control module is arranged on the multimedia system mainboard or the time sequence control circuit board; the target timing control information includes: the second memory stores an initial time sequence control program; the timing control module is specifically configured to: reading the target chip identification from the second memory to determine a corresponding program data conversion format based on the target chip identification; reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the program data conversion format to obtain the target time sequence control program; executing the target time sequence control program to read the target chip initial program from the target panel information table stored in the second memory, perform format conversion on the target chip initial program based on the program data conversion format, and send the target chip initial program to a target chip corresponding to the target chip identifier, and read the target image processing parameter from the target panel information table stored in the second memory, perform image processing on the input image data based on the target image processing parameter, and output the image data to the liquid crystal display panel for display.
In one embodiment of the present invention, the timing control module is disposed on the timing control circuit board, and the horizontal driving circuit board further includes a signal conversion chip electrically connected to the first memory; the target timing control information includes: target panel architecture information; the timing control module is specifically configured to: reading the target panel architecture information from the second memory, and determining a corresponding data mapping relation based on the target panel architecture information; reading an initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation to obtain the target time sequence control program; executing the target time sequence control program to read the target image processing parameters from the target panel information table saved in the second memory, performing image processing on input image data based on the target image processing parameters to obtain processed image data, and outputting the processed image data to the signal conversion chip, so that the signal conversion chip performs format conversion on the processed image data to output the processed image data to the liquid crystal display panel for display.
In one embodiment of the invention, the timing control module is arranged on the timing control circuit board, and the horizontal driving circuit board is connected to the source electrode driving circuit and the grid electrode driving circuit through a target data interface; the target timing control information includes: target panel architecture information and target interface type information; the timing control module is specifically configured to: reading the target panel architecture information from the second memory to determine a corresponding data mapping relationship; reading the target interface type information from the second memory to determine a corresponding image data conversion format; reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation and the image data conversion format to obtain the target time sequence control program; and executing the target time sequence control program to perform image processing on input image data based on the target image processing parameters to obtain processed image data, performing format conversion on the processed image data based on the image data conversion format, and outputting the converted image data to the liquid crystal display panel for display through the target data interface.
The technical scheme of the invention can have one or more of the following beneficial effects: the target panel information table is stored in the first memory of the horizontal driving circuit board and comprises target time sequence control information and target image processing parameters related to the target time sequence control information, and the target panel information table stored in the first memory is read and stored in the second memory of the time sequence control circuit board after being electrified, so that a target time sequence control program is obtained to execute corresponding image processing operation.
Drawings
In order to more clearly illustrate the technical solution of the present invention, the drawings required to be used in the description of the embodiments will be briefly introduced below, and it is apparent that the drawings in the description below are only some embodiments of the present invention, and it is obvious for those skilled in the art that other drawings can be obtained based on these drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a display device according to a first embodiment of the present invention.
Fig. 2 is a schematic structural diagram of the display device shown in fig. 1.
Fig. 3 is a schematic structural diagram of a display device according to a second embodiment of the disclosure.
Fig. 4 is a schematic structural diagram of the display device shown in fig. 3.
Fig. 5 is a schematic structural diagram of a display device according to a third embodiment of the present invention.
FIG. 6 is a flowchart illustrating a display method according to a fourth embodiment of the present invention.
Fig. 7 is a flowchart illustrating another step of the display method according to the fourth embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the terms "first," "second," and the like in the description and claims of the present invention and in the drawings described above are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in sequences other than those illustrated or otherwise described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
It should be noted that the division of the embodiments of the present invention is only for convenience of description and should not be construed as a limitation, and features of various embodiments may be combined and referred to each other without contradiction.
[ first embodiment ] A method for manufacturing a semiconductor device
Referring to fig. 1, a display device 10 according to a first embodiment of the present invention, as shown in fig. 1, includes: the liquid crystal display device comprises a liquid crystal display panel 11, a horizontal driving circuit board (XB) 12 connected with the liquid crystal display panel 11, a time sequence control Circuit Board (CB) 13 connected with the horizontal driving circuit board 12 and a time sequence control module 14.
The horizontal driving circuit board 12 includes, for example, a memory 121, the timing control circuit board 13 includes, for example, a memory 131, and the timing control module 14 is electrically connected to the memory 121, the memory 131, and the liquid crystal display panel 11.
Among them, the memory 121 stores a target panel information table including: target timing control information and target image processing parameters associated with the target timing control information. The timing control module 14 is configured to: the target panel information table stored in the read memory 121 is stored in the memory 131, the target timing control information is read from the memory 131 to determine a target timing control program, and the target timing control program is executed to read the target image processing parameters from the target display information table, perform image processing on input image data based on the target image processing parameters, and output the input image data to the liquid crystal display panel 11 for display.
The memory 121 and the memory 131 are referred to as nonvolatile memories such as Flash. The target timing control program referred to is the target TCON code. The target image processing parameters mentioned include, for example: ACC table, i.e. white balance compensation table, OD table, i.e. overdrive compensation table, dual gamma table, i.e. gamma adjustment table, and the like, and further, may further include the original DeMura table.
Further, as shown in fig. 2, the liquid crystal display panel 11 includes, for example: a display cell array 111, a source driving circuit 112, and a gate driving circuit 113. The source driving circuit 112 and the gate driving circuit 113 are electrically connected to the display cell array 111. The source driving circuit 112 includes a plurality of source drivers, for example, the source drivers are Chip On Film (COF) chips including source driving chips. The gate drive circuit 113 includes, for example, a plurality of gate drivers. The horizontal driving circuit board 12 connects the source driving circuit 112 and the gate driving circuit 113.
The display device 10 further includes, for example: a multimedia system motherboard 15 connected to the timing control circuit board 13,. The timing control module 14 is disposed on the timing control circuit board 13, for example, although the invention is not limited thereto, the timing control module 14 may also be disposed on the multimedia system motherboard 15. The timing control module 14 is disposed on the timing control circuit board 13 and is a timing control chip (TCON IC), and the multimedia system main board 15 is disposed with a System On Chip (SOC) 151, for example. When the timing control module 14 is disposed on the multimedia system main board 15, the timing control module 14 is, for example, a system-on-chip.
The memory 131 stores, for example, an initial timing control program, i.e., an initial program of the TCON IC. As shown in table 1, the aforementioned target timing control parameters include, for example, target panel architecture information, and the mentioned target panel architecture information represents the architecture of the current panel, which is, for example, a conventional architecture (stripe), a one-line flip architecture (1 line flip), or a two-line flip architecture (2 line flip).
TABLE 1 target Panel information Table
Figure BDA0002695322860000121
The aforementioned timing control module 14 is configured to read the target timing control information from the memory 131 to determine a target timing control program, which specifically includes: determining a corresponding data mapping relation based on the target panel architecture information; and reading the initial timing control program from the memory 131, and modifying the initial timing control program based on the data mapping relationship to obtain the target timing control program.
It can be understood that the data mapping relationships (data mapping) corresponding to different target panel architecture information are different. For example, strip does not need to insert dummy into the mini-LVDS image data, 1line flip needs to insert dummy into the mini-LVDS image data in an interlaced mode, and 2line flip needs to insert dummy into each 2 lines of the mini-LVDS image data. The TOCN code (time sequence control program) corresponding to different data mapping relations is different. Therefore, the timing control module 14 reads the target panel architecture information from the memory 131 so as to determine the corresponding data mapping relationship, and then modifies the initial timing control program to obtain the target timing control program.
In other embodiments of the present invention, the target timing control information includes, for example: the system comprises an initial time sequence control program, a target chip identification and a target chip initial program corresponding to the target chip identification. The timing control module 14 is specifically configured to: reading the target chip identification from the memory 131 to determine a corresponding program data conversion format based on the target chip identification; reading the initial timing control program from the target panel information table saved in the memory 131, and modifying the initial timing control program based on the program data conversion format to obtain the target timing control program; executing the target time sequence control program to read the target chip initial program from the target panel information table saved in the memory 131, perform format conversion on the target chip initial program based on the program data conversion format, and send the converted program to the target chip corresponding to the target chip identifier, and read the target image processing parameter from the target panel information table saved in the memory 131, perform image processing on the input image data based on the target image processing parameter, and output the processed image data to the liquid crystal display panel 11 for display.
The target chip identifier is, for example, an identifier of a Gamma chip (Gamma IC) and/or an identifier of a power chip (PM IC). Different chip types correspond to different chip programs and thus to different TCON codes. Specifically, as shown in table 2, the target chip identifier is exemplified by a Gamma IC identifier and a PM IC identifier.
TABLE 2 target Panel information Table
Figure BDA0002695322860000131
The timing control module 14 is specifically configured to: reading a Gamma IC identifier and a PM IC identifier from a memory 131 to determine a program data conversion format corresponding to the Gamma IC and a program data conversion format corresponding to the PM IC, reading an initial time sequence control program (TCON code) from a target panel information table stored in the memory 131, modifying the initial time sequence control program based on the program data conversion format corresponding to the Gamma IC and the program data conversion format corresponding to the PM IC to obtain the target time sequence control program, executing the target time sequence control program to read the Gamma IC code from the target panel information table stored in the memory 131, format-convert the Gamma IC code based on the program data conversion format corresponding to the Gamma IC and send the Gamma IC code to the Gamma IC, read the PM IC code from the target panel information table stored in the memory 131, format-convert the PM IC code based on the program data conversion format corresponding to the PM IC and send the PM IC code to the PM IC, and read AC table, PM IC code and the target panel information table stored in the memory 131 to output and display image data 11. The target chips of different models can be matched through the design, the condition that a plurality of versions of TCON codes occur is avoided, and users do not need to worry about burning errors of the TCON codes.
In other embodiments of the present invention, the aforementioned target panel information table, i.e., table 2, may also not contain the initial timing control program, i.e., the aforementioned initial timing control program is stored in the memory 131.
In other embodiments of the present invention, the aforementioned target panel information table may further include other information, for example, TCON IP ON/OFF information, and the timing control module 14 is further provided with some specific functions, and the corresponding target panel information table may include information about whether the specific function is in an open state or in a closed state.
It should be noted that the specific content of the target timing control information included in the target panel information table is not limited in the present invention, and in principle, the information that can affect the setting of the TCON code may be set in the target panel information table.
Further, the target panel information table in the aforementioned embodiment further includes, for example: and (4) representing a target information table identification (checksum) of the target panel information table. The timing control module 14 is further configured to: reading the target information table identification stored by memory 131 in response to a power-up being resumed; judging whether the target information table identifier stored in the memory 131 is the same as the information table identifier currently stored in the memory 121; in response to the target information table id stored in memory 131 being different from the information table id currently stored in memory 121, the panel information table stored in memory 121 in association with the information table id is read and stored in memory 131 to replace the target panel information table stored in memory 131.
Further, the timing control module 14 is further configured to: in response to the target information table id stored in the memory 131 being identical to the information table id currently stored in the memory 121, the panel information table stored in the memory 121 need not be read and stored in the memory 131.
In short, after subsequent boot, i.e. powering on again, the timing control module 14 will first determine whether the identifiers of the information tables stored in the memory 131 and the memory 121 are the same, if the identifiers are the same, it indicates that the panel information table stored in the memory 121 is not changed, and if the target panel information table stored in the memory 131 is the same as the panel information table stored in the memory 121, it is not necessary to download the panel information table again; if the two tables are different, the panel information table stored in the characterization memory 121 is changed, and the panel information table stored in the characterization memory 121 needs to be downloaded to the memory 131 again.
In summary, in the display device 10 disclosed in this embodiment, the target panel information table is stored in the memory 121, and the target panel information table includes target panel architecture information, gamma chip information, power chip information, image processing parameters, and the like, and the target panel information table stored in the memory 121 is electrically read by the timing control module 14 and stored in the memory 131 to execute the target TCON code, so that a situation that the display device is abnormal due to mixed use of a plurality of versions of timing control programs in the related art can be avoided, complete universality of the full-size timing control circuit board can be realized, a situation that the mixed material or the TCON code is burnt erroneously is not needed, development and design time is shortened, labor cost for product development and design is reduced, and a debugging process is simplified.
[ second embodiment ] A
Referring to fig. 3, a second embodiment of the present invention discloses a display device, as shown in fig. 3, a display device 20, for example, includes: the liquid crystal display device comprises a liquid crystal display panel 21, a horizontal driving circuit board 22 connected with the liquid crystal display panel 21, a timing control circuit board 23 connected with the horizontal driving circuit board 22 and a timing control module 24.
The horizontal driving circuit board 22 includes a memory 221, the timing control circuit board 23 includes a memory 231, and the timing control module 24 is electrically connected to the memory 221, the memory 231, and the liquid crystal display panel 21.
Wherein, the memory 221 stores a target panel information table, and the target panel information table includes: target timing control information and target image processing parameters associated with the target timing control information. The timing control module 24 is configured to: the target panel information table stored in the read memory 221 is stored in the memory 231, the target timing control information is read from the memory 231 to determine a target timing control program, and the target timing control program is executed to read the target image processing parameters from the target display information table, perform image processing on input image data based on the target image processing parameters, and output the input image data to the liquid crystal display panel 21 for display.
The memory 221 and the memory 231 are referred to as nonvolatile memories such as Flash. The target timing control program referred to is the target TCON code. The target image processing parameters mentioned include, for example: ACC table, i.e. white balance compensation table, OD table, i.e. overdrive compensation table, dual gamma table, i.e. gamma adjustment table, and the like, and further, may further include the original DeMura table.
Further, as shown in fig. 4, the display device 20 disclosed in this embodiment has a TCONLESS structure, i.e., does not have a TCON IC. The liquid crystal display panel 21 includes, for example: a display cell array 211, a source driving circuit 212, and a gate driving circuit 213. The source driving circuit 212 and the gate driving circuit 213 are electrically connected to the display cell array 211, and the source driving circuit 212 includes a plurality of source drivers, for example, a Chip On Film (COF) having a source driving Chip. The gate driver circuit 213 includes, for example, a plurality of gate drivers. The horizontal driving circuit board 22 connects the source driving circuit 212 and the gate driving circuit 213. The timing control module 24 is disposed on the timing control circuit board 23, for example, and the horizontal driving circuit board 22 is connected to the source driving circuit 212 and the gate driving circuit 213 through the target data interface 222, for example. The timing control module 24 is, for example, a System On Chip (SOC) having a timing control function. The target data interface is a P2P format interface such as an ISP interface, a USIT interface, or a CEDS interface.
Further, as shown in table 3, the mentioned target timing control information includes, for example: target panel architecture information and target interface type information. The target panel architecture information is, for example, a conventional architecture (stripe), a one-line flip architecture (1 line flip), or a two-line flip architecture (2 line flip). The target interface type information is P2P format information such as ISP format information, USIT format information, or CEDS format information.
TABLE 3 target Panel information Table
Figure BDA0002695322860000171
The timing control module 24 is specifically configured to: reading the target panel architecture information from the memory 231 to determine a corresponding data mapping relationship; reading the target interface type information from the memory 231 to determine a corresponding image data conversion format; reading the initial time sequence control program from the memory 231, and modifying the initial time sequence control program based on the data mapping relation and the image data conversion format to obtain the target time sequence control program; and executing the target time sequence control program to perform image processing on the input image data based on the target image processing parameters to obtain processed image data, performing format conversion on the processed image data based on the image data conversion format, and outputting the converted image data to the liquid crystal display panel 21 through an interface with the target data for display.
In short, different interface types may cause different TCON code versions, in this embodiment, the target panel information table includes target interface type information and target panel architecture information, so as to determine a corresponding data mapping relationship and an image data conversion format, and further obtain a target timing control program to execute the target timing control program to perform image processing operations, a horizontal driving circuit board program may not be changed, and complete sharing of the horizontal driving circuit board program, a BOM, and an SOC may be achieved, related panel related parameters are stored in a memory of the horizontal driving circuit board, complexity of debugging is reduced, and update of the SOC version is not required.
Further, the mentioned target panel information table further includes, for example: and (4) representing a target information table identification (checksum) of the target panel information table. The timing control module 24 is further configured to:
reading the target information table identification stored by memory 231 in response to a power-up reset;
judging whether the target information table identification stored in the memory 231 is the same as the information table identification currently stored in the memory 221;
in response to the target information table id stored in memory 231 being different from the information table id currently stored in memory 221, the panel information table stored in memory 221 in association with the information table id is read and stored in memory 231 to replace the target panel information table stored in memory 231.
Further, in response to the target information table identification stored in the memory 231 being identical to the information table identification currently stored in the memory 221, it is not necessary to read the panel information table stored in the memory 221 and store the panel information table in the memory 231.
It should be noted that the specific content of the target timing control information included in the target panel information table is not limited in the present invention, and in principle, the information that can affect the setting of the TCON code may be set in the target panel information table.
In summary, in the display device 20 disclosed in this embodiment, the target panel information table is stored in the memory 221, and the target panel information table stored in the memory 121 is electrically read by the timing control module 14 and stored in the memory 131 to execute the target TCON code, so that a situation that display of the display device is abnormal due to mixed use of a plurality of versions of the timing control program in the related art can be avoided, complete sharing of the program and the BOM of the horizontal driving circuit board and the SOC can be realized, related parameters of the related panel are stored in the memory of the horizontal driving circuit board, complexity of debugging is reduced, debugging cost and period are reduced, updating of the version of the SOC is not needed, and overall design time and labor cost are reduced.
[ third embodiment ]
As shown in fig. 5, a display device according to a third embodiment of the present invention includes: a liquid crystal display panel, a horizontal driving circuit board 32, and a timing control circuit board 33.
The liquid crystal display panel includes, for example: a display cell array 311, a source driving circuit 312, and a gate driving circuit 313. The source driving circuit 312 and the gate driving circuit 313 are electrically connected to the display cell array 311, and the source driving circuit 312 includes a plurality of source drivers, for example, a Chip On Film (COF) having a source driving Chip. The gate driving circuit 313 includes, for example, a plurality of gate drivers. The horizontal driving circuit board 32 connects the source driving circuit 312 and the gate driving circuit 313. The timing control module 34 is provided on the timing control circuit board 33, for example. The timing control module 34 is, for example, a System On Chip (SOC) having a timing control function.
The display device disclosed in the present embodiment is different from the display device disclosed in the second embodiment in that: the horizontal driving circuit board 32 further includes a signal conversion chip (ST IC) 322 electrically connected to the memory 321, and the timing control module 34 is connected to the signal conversion chip 322. The signal conversion chip 322 mainly converts the format of the image data output by the timing control module 34, for example, into a mini-LVDS format, and then outputs the image data to the source driver circuit to realize display, so that the target interface type information does not need to be set when setting the target panel information table.
The memory 321 stores therein a target panel information table, which includes target timing control information and target image processing parameters associated with the target timing control information, where the target timing control information includes, for example: the target panel architecture information does not include the target interface type information described in the second embodiment.
The timing control module 34 is specifically configured to: the target panel information table stored in the read memory 321 is stored in the memory 331, the target panel architecture information is read from the memory 331, and a corresponding data mapping relationship is determined based on the target panel architecture information; reading an initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation to obtain the target time sequence control program; the target timing control program is executed to read the target image processing parameters from the target panel information table saved in the memory 331, perform image processing on the input image data based on the target image processing parameters to obtain processed image data, and output the processed image data to the signal conversion chip 322, so that the signal conversion chip 322 performs format conversion on the processed image data to output the processed image data to the liquid crystal display panel for display.
In summary, in the display device disclosed in this embodiment, the target panel information table is stored in the memory 321, and the target panel information table stored in the memory 321 is electrically read by the timing control module 34 and stored in the memory 331 to execute the target TCON code, so that the situation that the display device is abnormal due to mixed use of a plurality of versions of the timing control program in the related art can be avoided, sharing of the horizontal driving circuit board program, the BOM and the SOC is realized, parameters related to the panel are stored in the target panel information table, debugging complexity is reduced, debugging cost and cycle are reduced, updating of the version of the SOC is not required, and overall design time and labor cost are reduced.
[ fourth example ] A
As shown in fig. 6, a fourth embodiment of the present invention discloses a display method implemented in a display device, wherein the display device includes, for example, a timing control circuit board, a horizontal driving circuit board connected to the timing control circuit board, and a liquid crystal display panel connected to the horizontal driving circuit board, wherein the liquid crystal display panel includes: the display method comprises a display unit array, and a source electrode driving circuit and a gate electrode driving circuit which are connected with the display unit array, and comprises steps S11 to S14.
Step S11: reading a target panel information table stored in a first memory of the horizontal driving circuit board, wherein the target panel information table includes: target timing control information and target image processing parameters associated with the target timing control information;
step S12: storing the read target panel information table into a second memory of the time sequence control circuit board;
step S13: reading the target timing control information from the second memory to determine a target timing control program; and
step S14: and executing the target time sequence control program to read the target image processing parameters from the target panel information table saved in the second memory, and outputting the input image data to the liquid crystal display panel for display after performing image processing on the input image data based on the target image processing parameters.
In other embodiments of the present invention, the target timing control information includes, for example: target panel architecture information; step S13 includes, for example: and determining a corresponding data mapping relation based on the target panel architecture information, reading an initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation to obtain the target time sequence control program.
In other embodiments of the present invention, the target timing control information includes, for example: the system comprises an initial time sequence control program, a target chip identification and a target chip initial program corresponding to the target chip identification.
Wherein, step S13 includes, for example: determining a corresponding program data conversion format based on the target chip identification; and reading the initial time sequence control program from the target panel information table saved in the second memory, and modifying the initial time sequence control program based on the program data conversion format to obtain the target time sequence control program.
Wherein, step S14 includes, for example: executing the target time sequence control program to read the target chip initial program from the target panel information table stored in the second memory, perform format conversion on the target chip initial program based on the program data conversion format, and send the target chip initial program to a target chip corresponding to the target chip identifier, and read the target image processing parameter from the target panel information table stored in the second memory, perform image processing on the input image data based on the target image processing parameter, and output the image data to the liquid crystal display panel for display.
In other embodiments of the present invention, the target timing control information includes, for example: the system comprises a target chip identification and a target chip initial program corresponding to the target chip identification, wherein the mentioned second memory stores an initial time sequence control program.
Wherein, step S13 includes, for example: determining a corresponding program data conversion format based on the target chip identification; and reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the program data conversion format to obtain the target time sequence control program.
Wherein, step S14 includes, for example: executing the target time sequence control program to read the target chip initial program from the target panel information table stored in the second memory, perform format conversion on the target chip initial program based on the program data conversion format, and send the target chip initial program to a target chip corresponding to the target chip identifier, and read the target image processing parameter from the target panel information table stored in the second memory, perform image processing on the input image data based on the target image processing parameter, and output the image data to the liquid crystal display panel for display.
In other embodiments of the present invention, the target timing control information includes, for example: target panel structure information and target interface type information.
Wherein, step S13 includes, for example: determining the corresponding data mapping relation based on the target panel architecture information; determining a corresponding image data conversion format based on the target interface type information; and reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation and the image data conversion format to obtain the target time sequence control program.
Wherein, step S14 includes, for example: executing the target time sequence control program to perform image processing on input image data based on the target image processing parameters to obtain processed image data, performing format conversion on the processed image data based on the image data conversion format, and outputting the processed image data to the liquid crystal display panel for display through a target data interface corresponding to the target interface type information.
In other embodiments of the present invention, the aforementioned target panel information table further includes, for example: and representing the target information table identification of the panel information table. As shown in fig. 7, the display method further includes, for example: step S15 to step S17.
Step S15: reading the target information table identification stored by the second memory in response to power-up being resumed;
step S16: judging whether the target information table identification stored in the second memory is the same as the information table identification currently stored in the first memory or not;
step S17: and in response to the target information table identifier stored in the second memory being different from the information table identifier currently stored in the first memory, reading a panel information table stored in the first memory and associated with the information table identifier and storing the panel information table in the second memory to replace the target panel information table stored in the second memory.
For example, the display method disclosed in this embodiment is implemented in the display device disclosed in the foregoing embodiment, and the steps of the display method disclosed in this embodiment may be described with reference to the foregoing related embodiments, which are not repeated herein for brevity.
Finally, it should be noted that: the above examples are only intended to illustrate the technical solution of the present invention, but not to limit it; although the present invention has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.

Claims (13)

1. A display method performed in a display device, wherein the display device includes a timing control circuit board, a horizontal driving circuit board connected to the timing control circuit board, and a liquid crystal display panel connected to the horizontal driving circuit board, wherein the liquid crystal display panel includes: the display device comprises a display unit array, and a source electrode driving circuit and a grid electrode driving circuit which are connected with the display unit array; the display method comprises the following steps:
reading a target panel information table stored in a first memory of the horizontal driving circuit board, wherein the target panel information table includes: target timing control information and target image processing parameters associated with the target timing control information;
storing the read target panel information table into a second memory of the time sequence control circuit board;
reading the target timing control information from the second memory to determine a target timing control program; and
and executing the target time sequence control program to read the target image processing parameters from the target panel information table saved in the second memory, and outputting the input image data to the liquid crystal display panel for display after performing image processing on the input image data based on the target image processing parameters.
2. The display method according to claim 1, wherein the target timing control information includes: target panel architecture information; the reading the target timing control information from the second memory to determine a target timing control program, comprising:
determining a corresponding data mapping relation based on the target panel architecture information;
reading an initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation to obtain the target time sequence control program.
3. The display method according to claim 1, wherein the target timing control information includes: the method comprises the steps of carrying out initial time sequence control program, target chip identification and target chip initial program corresponding to the target chip identification; the reading the target timing control information from the second memory to determine a target timing control program, comprising:
determining a corresponding program data conversion format based on the target chip identification;
reading the initial time sequence control program from the target panel information table saved in the second memory, and modifying the initial time sequence control program based on the program data conversion format to obtain the target time sequence control program;
the executing the target timing control program to read the target image processing parameter from the target panel information table saved in the second memory, perform image processing on input image data based on the target image processing parameter, and output the input image data to the liquid crystal display panel for display includes:
executing the target time sequence control program to read the target chip initial program from the target panel information table stored in the second memory, perform format conversion on the target chip initial program based on the program data conversion format, and send the target chip initial program to a target chip corresponding to the target chip identifier, and read the target image processing parameter from the target panel information table stored in the second memory, perform image processing on the input image data based on the target image processing parameter, and output the image data to the liquid crystal display panel for display.
4. The display method according to claim 1, wherein the target timing control information includes: the second memory stores an initial time sequence control program; the reading the target timing control information from the second memory to determine a target timing control program, comprising:
determining a corresponding program data conversion format based on the target chip identification;
reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the program data conversion format to obtain the target time sequence control program;
the executing the target time sequence control program to read the target image processing parameter from the target panel information table saved in the second memory, perform image processing on input image data based on the target image processing parameter, and output the processed image data to the liquid crystal display panel for display includes:
executing the target time sequence control program to read the target chip initial program from the target panel information table stored in the second memory, perform format conversion on the target chip initial program based on the program data conversion format, and send the target chip initial program to a target chip corresponding to the target chip identifier, and read the target image processing parameter from the target panel information table stored in the second memory, perform image processing on the input image data based on the target image processing parameter, and output the image data to the liquid crystal display panel for display.
5. The display method according to claim 2, wherein the target timing control information further includes: target interface type information; the reading the target timing control information from the second memory to determine a target timing control program, comprising:
determining the corresponding data mapping relation based on the target panel architecture information;
determining a corresponding image data conversion format based on the target interface type information; and
reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation and the image data conversion format to obtain the target time sequence control program;
the executing the target timing control program to read the target image processing parameter from the target panel information table saved in the second memory, perform image processing on input image data based on the target image processing parameter, and output the input image data to the liquid crystal display panel for display includes:
executing the target time sequence control program to perform image processing on input image data based on the target image processing parameters to obtain processed image data, performing format conversion on the processed image data based on the image data conversion format, and outputting the processed image data to the liquid crystal display panel for display through a target data interface corresponding to the target interface type information.
6. The display method according to any one of claims 1 to 5, wherein the target panel information table further includes: the target information table mark represents the target panel information table; the display method further comprises the following steps:
reading the target information table identification stored by the second memory in response to power-up being resumed;
judging whether the target information table identification stored in the second memory is the same as the information table identification currently stored in the first memory or not;
and in response to the target information table identifier stored in the second memory being different from the information table identifier currently stored in the first memory, reading a panel information table stored in the first memory and associated with the information table identifier and storing the panel information table in the second memory to replace the target panel information table stored in the second memory.
7. A display device, comprising:
a liquid crystal display panel comprising: the display device comprises a display unit array, and a source electrode driving circuit and a grid electrode driving circuit which are connected with the display unit array;
the horizontal driving circuit board, connect said source driver circuit and said grid drive circuit, include: a first memory;
the time sequence control circuit board is connected with the horizontal driving circuit board and comprises: a second memory;
the time sequence control module is electrically connected with the first memory, the second memory and the liquid crystal display panel;
wherein the first memory stores a target panel information table including: target timing control information and target image processing parameters associated with the target timing control information;
the time sequence control module is used for:
reading the target panel information table stored in the first memory and storing the target panel information table in the second memory;
reading the target timing control information from the second memory to determine a target timing control program; and
and executing the target time sequence control program to read the target image processing parameters from the target panel information table, and outputting the input image data to the liquid crystal display panel for display after performing image processing on the input image data based on the target image processing parameters.
8. The display device according to claim 7, further comprising: the multimedia system mainboard is connected with the time sequence control circuit board; the time sequence control module is arranged on the multimedia system mainboard or the time sequence control circuit board; the second memory stores an initial time sequence control program; the target timing control parameters include: target panel architecture information;
the timing control module is configured to read the target timing control information from the second memory to determine a target timing control program, and specifically includes:
determining a corresponding data mapping relation based on the target panel architecture information;
and reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation to obtain the target time sequence control program.
9. The display device according to claim 7, further comprising: the multimedia system mainboard is connected with the time sequence control circuit board; the time sequence control module is arranged on the multimedia system mainboard or the time sequence control circuit board; the target timing control information includes: the method comprises the steps of carrying out initial time sequence control program, target chip identification and target chip initial program corresponding to the target chip identification;
the timing control module is specifically configured to:
reading the target chip identification from the second memory to determine a corresponding program data conversion format based on the target chip identification;
reading the initial time sequence control program from the target panel information table saved in the second memory, and modifying the initial time sequence control program based on the program data conversion format to obtain the target time sequence control program;
executing the target time sequence control program to read the target chip initial program from the target panel information table stored in the second memory, perform format conversion on the target chip initial program based on the program data conversion format, and send the target chip initial program to a target chip corresponding to the target chip identifier, and read the target image processing parameter from the target panel information table stored in the second memory, perform image processing on the input image data based on the target image processing parameter, and output the image data to the liquid crystal display panel for display.
10. The display device according to claim 7, further comprising: the multimedia system mainboard is connected with the time sequence control circuit board; the time sequence control module is arranged on the multimedia system mainboard or the time sequence control circuit board; the target timing control information includes: the second memory stores an initial time sequence control program;
the timing control module is specifically configured to:
reading the target chip identification from the second memory to determine a corresponding program data conversion format based on the target chip identification;
reading the initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the program data conversion format to obtain the target time sequence control program;
executing the target time sequence control program to read the target chip initial program from the target panel information table stored in the second memory, perform format conversion on the target chip initial program based on the program data conversion format, and send the target chip initial program to a target chip corresponding to the target chip identifier, and read the target image processing parameter from the target panel information table stored in the second memory, perform image processing on the input image data based on the target image processing parameter, and output the image data to the liquid crystal display panel for display.
11. The display device according to claim 7, wherein the timing control module is disposed on the timing control circuit board, and the horizontal driving circuit board further includes a signal conversion chip electrically connected to the first memory; the target timing control information includes: target panel architectural information;
the timing control module is specifically configured to:
reading the target panel architecture information from the second memory, and determining a corresponding data mapping relation based on the target panel architecture information;
reading an initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation to obtain the target time sequence control program;
executing the target time sequence control program to read the target image processing parameters from the target panel information table saved in the second memory, performing image processing on input image data based on the target image processing parameters to obtain processed image data, and outputting the processed image data to the signal conversion chip, so that the signal conversion chip performs format conversion on the processed image data to output the processed image data to the liquid crystal display panel for display.
12. The display device according to claim 7, wherein the timing control module is disposed on the timing control circuit board, and the horizontal driving circuit board is connected to the source driving circuit and the gate driving circuit through a target data interface; the target timing control information includes: target panel architecture information and target interface type information;
the timing control module is specifically configured to:
reading the target panel architecture information from the second memory to determine a corresponding data mapping relationship;
reading the target interface type information from the second memory to determine a corresponding image data conversion format; and
reading an initial time sequence control program from the second memory, and modifying the initial time sequence control program based on the data mapping relation and the image data conversion format to obtain a target time sequence control program;
and executing the target time sequence control program to perform image processing on input image data based on the target image processing parameters to obtain processed image data, performing format conversion on the processed image data based on the image data conversion format, and outputting the converted image data to the liquid crystal display panel through the target data interface for display.
13. The display device according to any one of claims 7 to 12, wherein the target panel information table further comprises: a target information table identifier representing the target panel information table; the timing control module is further configured to:
reading the target information table identification stored by the second memory in response to power-up being resumed;
judging whether the target information table identification stored in the second memory is the same as the information table identification currently stored in the first memory or not;
and in response to the target information table identifier stored in the second memory being different from the information table identifier currently stored in the first memory, reading a panel information table stored in the first memory and associated with the information table identifier and storing the panel information table in the second memory to replace the target panel information table stored in the second memory.
CN202011004164.3A 2020-09-22 2020-09-22 Display method and display device Active CN114255712B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011004164.3A CN114255712B (en) 2020-09-22 2020-09-22 Display method and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011004164.3A CN114255712B (en) 2020-09-22 2020-09-22 Display method and display device

Publications (2)

Publication Number Publication Date
CN114255712A CN114255712A (en) 2022-03-29
CN114255712B true CN114255712B (en) 2023-02-03

Family

ID=80789678

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011004164.3A Active CN114255712B (en) 2020-09-22 2020-09-22 Display method and display device

Country Status (1)

Country Link
CN (1) CN114255712B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117170752A (en) * 2022-05-27 2023-12-05 海信视像科技股份有限公司 TCON board initialization method, display device and storage medium

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005045573B3 (en) * 2005-06-22 2006-11-30 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Audio-video data carrier, e.g. film, position determining device, e.g. for use in radio, has synchronizer to compare search window with sequence of sample values of read layer based on higher sample rate, in order to receive fine result
JP2015014706A (en) * 2013-07-05 2015-01-22 シナプティクス・ディスプレイ・デバイス株式会社 Display system, display panel driver, timing controller, display module and program
CN105096860A (en) * 2015-07-31 2015-11-25 深圳市华星光电技术有限公司 Communication method, communication device and system of TFTLCD drive circuit
CN106028113A (en) * 2016-05-20 2016-10-12 乐视控股(北京)有限公司 Tuner drive control method and device
CN107424553A (en) * 2017-09-22 2017-12-01 深圳市华星光电技术有限公司 Scan drive circuit plate and display device
CN109584820A (en) * 2018-12-19 2019-04-05 惠科股份有限公司 Timing control plate, display device and test device
CN111063314A (en) * 2019-12-25 2020-04-24 Tcl华星光电技术有限公司 Display device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8805785B2 (en) * 2009-07-09 2014-08-12 Oracle International Corporation Shared storage of categorization, labeling or tagging of objects in a collaboration system

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005045573B3 (en) * 2005-06-22 2006-11-30 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Audio-video data carrier, e.g. film, position determining device, e.g. for use in radio, has synchronizer to compare search window with sequence of sample values of read layer based on higher sample rate, in order to receive fine result
JP2015014706A (en) * 2013-07-05 2015-01-22 シナプティクス・ディスプレイ・デバイス株式会社 Display system, display panel driver, timing controller, display module and program
CN105096860A (en) * 2015-07-31 2015-11-25 深圳市华星光电技术有限公司 Communication method, communication device and system of TFTLCD drive circuit
CN106028113A (en) * 2016-05-20 2016-10-12 乐视控股(北京)有限公司 Tuner drive control method and device
CN107424553A (en) * 2017-09-22 2017-12-01 深圳市华星光电技术有限公司 Scan drive circuit plate and display device
CN109584820A (en) * 2018-12-19 2019-04-05 惠科股份有限公司 Timing control plate, display device and test device
CN111063314A (en) * 2019-12-25 2020-04-24 Tcl华星光电技术有限公司 Display device

Also Published As

Publication number Publication date
CN114255712A (en) 2022-03-29

Similar Documents

Publication Publication Date Title
US8122445B2 (en) Processing system capable of downloading firmware code and being tested at same site during MP phase
KR101343646B1 (en) Semiconductor device and host apparatus
CN111400116A (en) Chip test verification method, computer device and computer readable storage medium
CN114255712B (en) Display method and display device
JP2000065899A (en) Semiconductor device, and its data rewriting method
US6725283B2 (en) Programmable controller
CN107729071A (en) A kind of method and device for initializing network interface card
JP2016524771A (en) Method and device for updating program data
CN112540779A (en) Local dimming method for display device, display device and storage medium
US6598176B1 (en) Apparatus for estimating microcontroller and method thereof
CN114253781B (en) Test method, device, equipment and storage medium
CN111261090B (en) System and method for realizing automatic programmable gamma correction
CN115294920A (en) Signal transmission method and device, LED control device and computer equipment
CN109658898B (en) Circuit and method for preventing error of read data and display device
US20050289336A1 (en) Method and apparatus for switching among multiple initial execution addresses
CN115268945A (en) Logic board burning method and device, storage medium and electronic equipment
JPH1173339A (en) Microcomputer and its burn-in test method
CN215416634U (en) Offline downloader for FPGA upgrading
CN108829555A (en) Authentication test method and device in Citrix system
CN110471704B (en) Server and server startup initialization method
JPH11149377A (en) Image forming device
CN100361048C (en) Circuit with updating microprocessor power supply parameter and its method
CN117632164A (en) Chip programming method and system
JPH10222454A (en) Unit identification device
CN116009896A (en) Integrated machine production method, terminal and storage medium

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant