CN113726317A - Multi-way trigger wake-up circuit of low-power consumption equipment - Google Patents
Multi-way trigger wake-up circuit of low-power consumption equipment Download PDFInfo
- Publication number
- CN113726317A CN113726317A CN202010453106.2A CN202010453106A CN113726317A CN 113726317 A CN113726317 A CN 113726317A CN 202010453106 A CN202010453106 A CN 202010453106A CN 113726317 A CN113726317 A CN 113726317A
- Authority
- CN
- China
- Prior art keywords
- wake
- rotary switch
- circuit
- power consumption
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
Landscapes
- Electronic Switches (AREA)
Abstract
The invention relates to a circuit, IN particular to a multipath trigger WAKE-UP circuit of low-power consumption equipment, which comprises a multi-gear rotary switch input circuit consisting of a plurality of PMOS (P-channel metal oxide semiconductor) tubes and a plurality of resistors and a delay trigger circuit consisting of a resistor R1, a PMOS tube Q5, a capacitor C1 and a capacitor C2, wherein each gear of the multi-gear rotary switch input circuit is respectively connected with RSW0-RSW4, the common end of the multi-gear rotary switch input circuit is connected with VCC, WAKE _ UP _ IN is connected to a chip WAKE-UP pin, and low-level WAKE-UP and built-UP pull-UP are carried out. The invention can be a low-power consumption device which is awakened and triggered by a single pin and has requirements on the awakening and triggering time, realizes the function of triggering and awakening when the gears of the multi-gear rotary switch are changed, has extremely low power consumption (uA level) and is suitable for being deployed on the low-power consumption device.
Description
Technical Field
The present invention relates to a circuit, and more particularly, to a multi-trigger wake-up circuit for a low power consumption device.
Background
In the design of the low-power wake-up trigger circuit, a multi-gear rotary switch needs to pull down the level of a certain pin for a period of time when the gear is changed so as to wake up the circuit. The existing circuit uses a logic gate circuit, cannot automatically recover after triggering and awakening pins, easily causes repeated triggering of individual chips and limits the application range.
Disclosure of Invention
In order to solve the defects and shortcomings in the prior art, the invention provides the multi-path trigger wake-up circuit of the low-power-consumption device, which can be used for wake-up triggering of a single pin and has requirements on wake-up triggering time, realizes the trigger wake-up function when the gear of the multi-gear rotary switch is changed, has extremely low power consumption (uA level), and is suitable for the low-power-consumption device arranged on the low-power-consumption device.
The technical scheme of the invention is as follows: a multi-way trigger WAKE-UP circuit of low-power consumption equipment comprises a multi-gear rotary switch input circuit formed by a plurality of PMOS (P-channel metal oxide semiconductor) tubes and a plurality of resistors, and a delay trigger circuit formed by a resistor R1, a PMOS tube Q5 and capacitors C1 and C2, wherein each gear of the multi-gear rotary switch input circuit is respectively connected with RSW0-RSW4, a common end of the multi-gear rotary switch input circuit is connected with VCC, WAKE _ UP _ IN is connected to a chip WAKE-UP pin, and low-level WAKE-UP and built-IN pull-UP are achieved.
The invention can be a low-power consumption device which is awakened and triggered by a single pin and has requirements on the awakening and triggering time, realizes the function of triggering and awakening when the gears of the multi-gear rotary switch are changed, has extremely low power consumption (uA level) and is suitable for being deployed on the low-power consumption device.
Preferably, the multi-gear rotary switch input circuit is a 4-gear rotary switch input circuit composed of PMOS transistors Q1, Q2, Q3 and Q4 and resistors R2, R3, R4 and R5.
Preferably, when the shift of the rotary switch is changed, the common end is not overlapped with any pin of RSW0-4 for a period of time, at the moment, the grids of the PMOS tubes Q1-Q4 are respectively pulled down by resistors R5-R2, the capacitor C2 is conducted to VCC for charging, the grid of the PMOS tube Q5 is pulled up, and the wake-up pin is pulled down; when the rotation process of the rotary switch is finished, the capacitor C2 still keeps high level, the awakening action is continued until the resistor R1 discharges the capacitor C2 to be below the threshold level of the grid electrode of the PMOS tube Q5, so that enough awakening time is ensured, after the grid electrode of the PMOS tube Q5 is lower than the threshold level, the awakening pin is disconnected from the ground and pulled up again for releasing, the awakening process is finished, and the capacitor C1 has the effect of preventing the open-close shaking from causing misoperation.
Preferably, the PMOS tube Q1-Q4 is selected from the following types: in SI2301, the type of the PMOS transistor Q5 is: sl 2300.
Preferably, the resistances of the resistors R1-R5 are 1K-10M, the capacitance of the capacitor C2 is 10nf-22uf, and the capacitance of the capacitor C1 is 1nf-1 uf.
Preferably, the resistance value of the R1 is 100k, the resistance values of the resistors R2-R5 are 200k, and the capacitance value of the capacitor C2 is 1 uf.
The invention can be a low-power consumption device which is awakened and triggered by a single pin and has requirements on the awakening and triggering time, realizes the function of triggering and awakening when the gears of the multi-gear rotary switch are changed, has extremely low power consumption (uA level) and is suitable for being deployed on the low-power consumption device.
Drawings
Fig. 1 is a schematic circuit diagram of an embodiment of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the attached drawings, but the present invention is not limited thereto.
Examples
As shown in fig. 1, the present embodiment takes a 4-way multi-gear rotary switch as an example:
a multipath trigger WAKE-UP circuit of low-power-consumption equipment comprises a PMOS tube Q1, Q2, Q3 and Q4, a resistor R2, a resistor R3, a resistor R4 and a resistor R5 form a 4-gear rotary switch input circuit, a delay trigger circuit is formed by the resistor R1, the resistor C2, the resistor Q5 and the resistor C1, a common end of the 4-gear rotary switch is connected with VCC, 4 gears are respectively connected with RSW0-RSW4, WAKE _ UP _ IN is connected to a chip WAKE-UP pin, and low-level WAKE-UP and built-UP pull are carried out.
The specific principle is as follows:
when the rotary switch is changed in gear, the common end is not lapped with any pin of RSW0-4 for a period of time, at the moment, the grids of Q1-Q4 are respectively pulled down by R5-R2, C2 is conducted to VCC for charging, the grid of Q5 is pulled up, and the wake-up pin is pulled down. When the rotation process is over, C2 remains high and the wake-up action continues until R1 discharges C2 below the gate threshold level of Q5 in order to ensure sufficient wake-up time. After the gate of the Q5 is lower than the threshold level, the wake-up pin is disconnected from the ground, pulled up again and released, and the wake-up process is ended. The function of C1 is to prevent the shaking of the open and close from causing malfunction.
Q1-Q4 are selected from the following types: SI 2301.
The R2-R5 values are 200K, but 1K-10M.
R1 has a resistance of 100k, but may be 1 k-10M.
C2 volume fraction is 1uf, but 10nf-22uf can be.
The Q5 type selection is: sl 2300.
The C1 type selection is: 1nf-1 uf.
The 4-gear rotary switch input circuit can be replaced by a 2-10-gear rotary switch input circuit (a dotted line frame 1 in fig. 1 is a gear unit, and 2-10 gear units can be copied), so that 2-10 triggering paths are completed.
The invention can be a low-power consumption device which is awakened and triggered by a single pin and has requirements on the awakening and triggering time, realizes the function of triggering and awakening when the gears of the multi-gear rotary switch are changed, has extremely low power consumption (uA level) and is suitable for being deployed on the low-power consumption device.
Claims (6)
1. A multi-trigger wake-up circuit of a low-power consumption device is characterized in that: the multi-gear rotary switch comprises a multi-gear rotary switch input circuit consisting of a plurality of PMOS (P-channel metal oxide semiconductor) tubes and a plurality of resistors, and a delay trigger circuit consisting of a resistor R1, a PMOS tube Q5, capacitors C1 and C2, wherein each gear of the multi-gear rotary switch input circuit is respectively connected with RSW0-RSW4, the common end of the multi-gear rotary switch input circuit is connected with VCC, WAKE _ UP _ IN is connected with a chip WAKE-UP pin, low-level WAKE-UP is performed, and pull-UP is performed internally.
2. The multi-trigger wake-up circuit of a low power consumption device according to claim 1, wherein: the multi-gear rotary switch input circuit is a 4-gear rotary switch input circuit consisting of PMOS tubes Q1, Q2, Q3 and Q4 and resistors R2, R3, R4 and R5.
3. The multi-trigger wake-up circuit of a low power consumption device according to claim 2, wherein: when the gear of the rotary switch changes, the common end is not lapped with any pin of RSW0-4 for a period of time, at the moment, the grids of PMOS tubes Q1-Q4 are respectively pulled down by resistors R5-R2, a capacitor C2 is conducted to VCC for charging, the grid of the PMOS tube Q5 is pulled up, and the wake-up pin is pulled down; when the rotation process of the rotary switch is finished, the capacitor C2 still keeps high level, the awakening action is continued until the resistor R1 discharges the capacitor C2 to be below the threshold level of the grid electrode of the PMOS tube Q5, so that enough awakening time is ensured, after the grid electrode of the PMOS tube Q5 is lower than the threshold level, the awakening pin is disconnected from the ground and pulled up again for releasing, the awakening process is finished, and the capacitor C1 has the effect of preventing the open-close shaking from causing misoperation.
4. The multi-trigger wake-up circuit of a low power consumption device according to claim 2, wherein: the PMOS tube Q1-Q4 is selected as follows: in SI2301, the type of the PMOS transistor Q5 is: sl 2300.
5. The multi-trigger wake-up circuit of a low power consumption device according to claim 2, wherein: the resistance values of the resistors R1-R5 are 1K-10M, the capacitance value of the capacitor C2 is 10nf-22uf, and the capacitance value of the capacitor C1 is 1nf-1 uf.
6. The multi-trigger wake-up circuit of a low power consumption device according to claim 5, wherein: the resistance value of the R1 is 100k, the resistance values of the resistors R2-R5 are 200k, and the capacitance value of the capacitor C2 is 1 uf.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010453106.2A CN113726317A (en) | 2020-05-26 | 2020-05-26 | Multi-way trigger wake-up circuit of low-power consumption equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010453106.2A CN113726317A (en) | 2020-05-26 | 2020-05-26 | Multi-way trigger wake-up circuit of low-power consumption equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN113726317A true CN113726317A (en) | 2021-11-30 |
Family
ID=78671903
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010453106.2A Pending CN113726317A (en) | 2020-05-26 | 2020-05-26 | Multi-way trigger wake-up circuit of low-power consumption equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113726317A (en) |
-
2020
- 2020-05-26 CN CN202010453106.2A patent/CN113726317A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN212012598U (en) | Multi-path trigger wake-up circuit of low-power consumption equipment | |
| CN103984274A (en) | Digital power gating integrated circuit and method | |
| EP2092423A2 (en) | Maintaining input and/or output configuration and data state during and when coming out of a low power mode | |
| CN102270979B (en) | Power-on resetting circuit | |
| EP2156557A1 (en) | Variable power and response time brown-out-reset circuit | |
| CN113726317A (en) | Multi-way trigger wake-up circuit of low-power consumption equipment | |
| CN104635520A (en) | Power supply switch control circuit with power down delay function | |
| CN104037940B (en) | The integrated circuit of digital power lock control and method | |
| CN102426856B (en) | Based on non-volatile d type flip flop circuit and the implementation method of phase-change memory cell | |
| CN112652342A (en) | Nonvolatile trigger based on bipolar RRAM | |
| CN105141286A (en) | Digital filter filtering single clock cycle pulses and glitches | |
| CN103986242B (en) | The integrated circuit of digital power lock control and method | |
| CN105869672B (en) | A kind of non-volatile FPGA programming dot circuits and its operating method based on RRAM | |
| CN116032684B (en) | LIN bus driving circuit and device | |
| CN107861597A (en) | A kind of Anti-interference Design method being applied in MCU reset systems | |
| CN202661919U (en) | Real-time clock low power consumption control circuit realized by system on chip | |
| CN112543017A (en) | Long-connection circuit without influence on power consumption | |
| CN204068924U (en) | Low impulse output circuit and apply the equipment of low impulse output circuit | |
| CN103986241A (en) | Digital power gating integrated circuit and method | |
| CN106059565A (en) | Novel SR latch resisting single event upset | |
| DE102017131333B4 (en) | Data register for quick access | |
| CN102496386B (en) | Based on the non-volatile JK flip-flop circuit of phase-change memory cell and realize method | |
| CN111769817B (en) | PMOS-based pull-up and pull-down filter circuit | |
| CN105446239A (en) | Eight-bit serial-parallel conversion driving chip suitable for heavy-current control driving | |
| CN202917181U (en) | External watchdog and program burn coexisting circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |