CN113725182A - Chip packaging structure - Google Patents

Chip packaging structure Download PDF

Info

Publication number
CN113725182A
CN113725182A CN202010231967.6A CN202010231967A CN113725182A CN 113725182 A CN113725182 A CN 113725182A CN 202010231967 A CN202010231967 A CN 202010231967A CN 113725182 A CN113725182 A CN 113725182A
Authority
CN
China
Prior art keywords
layer
conductive
die
package structure
chip package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010231967.6A
Other languages
Chinese (zh)
Other versions
CN113725182B (en
Inventor
周辉星
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SIPLP Microelectronics Chongqing Ltd
Original Assignee
SIPLP Microelectronics Chongqing Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SIPLP Microelectronics Chongqing Ltd filed Critical SIPLP Microelectronics Chongqing Ltd
Priority to CN202010231967.6A priority Critical patent/CN113725182B/en
Publication of CN113725182A publication Critical patent/CN113725182A/en
Application granted granted Critical
Publication of CN113725182B publication Critical patent/CN113725182B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0651—Function
    • H01L2224/06515—Bonding areas having different functions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting

Abstract

The invention provides a chip packaging structure.A bare chip is provided with an electric connecting piece, the electric connecting piece comprises a first electric conduction part, a second electric conduction part and a connecting part for connecting the first electric conduction part and the second electric conduction part, the first electric conduction part is electrically connected to the back surface of the bare chip, and the second electric conduction part and the active surface of the bare chip are basically in the same plane; the bare chip and the electric connecting piece are plastically packaged by the first plastic packaging layer, and the second conductive part of the electric connecting piece and the active surface of the bare chip are exposed outside the first plastic packaging layer; a circuit layer is formed on the active surface of the bare chip, the second conductive part of the electric connecting piece and the first plastic packaging layer, the circuit layer comprises a rewiring layer, and the rewiring layer is at least electrically connected with the second conductive part and the back grounding inner bonding pad. The specific electric connection point position of the active surface of the bare chip is back grounded by using the electric connectors.

Description

Chip packaging structure
Technical Field
The invention relates to the technical field of chip packaging, in particular to a chip packaging structure.
Background
In recent years, with the continuous development of circuit integration technology, electronic products are increasingly developed toward miniaturization, intellectualization, high performance, and high reliability. The packaging technique not only affects the performance of the product, but also restricts the miniaturization of the product. In a power chip (power module), it is necessary to back-ground a specific electrical connection point on the active side of a die.
In view of the above, the present invention provides a novel chip package structure for packaging a power chip.
Disclosure of Invention
The invention aims to provide a chip packaging structure for packaging a power chip.
In order to achieve the above object, the present invention provides a chip package structure, including:
a die including opposing active and back sides, the active side having inner pads and a protective layer exposing a portion of the inner pads, the inner pads including at least one back ground inner pad;
an electrical connection member including a first conductive portion, a second conductive portion, and a connecting portion connecting the first conductive portion and the second conductive portion; the first conductive portion is electrically connected to the back side of the die;
the first plastic package layer wraps the bare chip and the electric connecting piece, and a second electric conducting part of the electric connecting piece and the active surface of the bare chip are exposed outside the first plastic package layer;
the circuit layer is located on the active surface of the bare chip, the second conductive part of the electric connecting piece and the first plastic packaging layer, and comprises a re-wiring layer which is at least electrically connected with the second conductive part and the back grounding inner bonding pad.
Optionally, the second conductive portion of the electrical connection is coplanar with the active face of the die.
Optionally, the electrical connector is H-shaped.
Optionally, a conductive layer is disposed on the back surface of the die, and/or a conductive adhesive is disposed between the first conductive portion and the back surface of the die.
Optionally, the conductive glue comprises a nano-copper/conductive polymer composite.
Optionally, in the nano copper/conductive polymer composite material, the conductive polymer is: at least one of polypyrrole, polythiophene, polyaniline and polyphenylene sulfide, and/or the particle size of the nano copper is less than 800 nm.
Optionally, the particle size of the nano-copper ranges from 200nm to 500 nm.
Optionally, the circuit layer comprises an outer pin; the rewiring layer is provided with a conductive convex column, and the conductive convex column is the outer pin.
Optionally, the conductive posts have an oxidation resistant layer thereon.
Optionally, the circuit layer comprises an outer pin; the rewiring layer is provided with a conductive convex column, a solder ball is arranged on the conductive convex column, and the solder ball is the outer pin.
Optionally, the redistribution layer includes two or more layers.
Optionally, a first molding layer is arranged between the connecting part of the electric connecting piece and the bare chip.
Optionally, the angles between the first conductive part and the second conductive part of the electrical connector and the connecting part are right angles.
Optionally, the material of the protection layer is at least one of an insulating resin material, silicon dioxide, and silicon nitride. The protective layer can play an insulating role, and in the process of forming the first plastic package layer and grinding the first plastic package layer, the hardness can meet the requirement of protecting the inner bonding pad and the electric interconnection structure in the bare chip from being damaged.
Compared with the prior art, the invention has the beneficial effects that:
arranging an electric connecting piece on the bare chip, wherein the electric connecting piece comprises a first conductive part, a second conductive part and a connecting part for connecting the first conductive part and the second conductive part, the first conductive part is electrically connected to the back surface of the bare chip, and the second conductive part and the active surface of the bare chip are basically in the same plane; the bare chip and the electric connecting piece are plastically packaged by the first plastic packaging layer, and the second conductive part of the electric connecting piece and the active surface of the bare chip are exposed outside the first plastic packaging layer; a circuit layer is formed on the active surface of the bare chip, the second conductive part of the electric connecting piece and the first plastic packaging layer, the circuit layer comprises a rewiring layer, and the rewiring layer is at least electrically connected with the second conductive part and the back grounding inner bonding pad. The specific electric connection point position of the active surface of the bare chip is back grounded by using the electric connectors.
Drawings
Fig. 1 is a schematic cross-sectional structure diagram of a chip package structure according to a first embodiment of the invention.
FIG. 2 is a top view of an electrical connector;
FIG. 3 is a flow chart of a method of fabricating the chip package structure of FIG. 1;
FIGS. 4-14 are intermediate schematic diagrams corresponding to the flow chart of FIG. 3;
fig. 15 is a top view of an electrical connection in a chip package structure according to a second embodiment of the present invention.
To facilitate an understanding of the invention, all reference numerals appearing in the invention are listed below:
bare chip 11 electrical connection 12
Die active side 11a and die back side 11b
Inner pad 110 protective layer 111
First conductive part 12a of first plastic package layer 10
Second conductive portion 12b and connecting portion 12c
Outer lead 13a of circuit layer 13
Metal block 131a second plastic-sealed layer 133
Conductive post 132 antioxidation layer 134
Chip package structure 1a carrier plate 2
First opening 111a first support plate 3
Second support plate 4 first dielectric layer 131b
Second dielectric layer 132b encapsulates intermediate structure 1
Rewiring layer 131 back ground inner pad 110a
Detailed Description
In order to make the aforementioned objects, features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in detail below.
Fig. 1 is a schematic cross-sectional structure diagram of a chip package structure according to a first embodiment of the invention.
Referring to fig. 1, a chip package structure 1a includes:
a bare chip 11, the bare chip 11 includes an active surface 11a and a back surface 11b opposite to each other, the active surface 11a has an inner pad 110 and a protection layer 111, the protection layer 111 exposes a partial region of the inner pad 110, the inner pad 110 includes at least one back ground inner pad 110 a;
an electrical connection member 12, the electrical connection member 12 including a first conductive portion 12a, a second conductive portion 12b, and a connection portion 12c connecting the first conductive portion 12a and the second conductive portion 12 b; the first conductive part 12a is electrically connected to the back surface 11b of the die 11;
a first molding compound layer 10 covering the bare chip 11 and the electrical connector 12, wherein the second conductive part 12b of the electrical connector 12 and the active surface 11a of the bare chip 11 are exposed outside the first molding compound layer 10;
and a circuit layer 13, wherein the circuit layer 13 is located on the active surface 11a of the die 11, the second conductive part 12b of the electrical connector 12 and the first molding compound layer 10, the circuit layer 13 includes a redistribution layer 131, and the redistribution layer 131 at least electrically connects the second conductive part 12b and the back ground inner pad 110 a.
The die 11 may include a variety of devices formed on a semiconductor substrate, as well as electrical interconnect structures electrically connecting the various devices. The inner pads 110 of the die active side 11a are connected to electrical interconnect structures for input/output of electrical signals of the respective devices. The back ground inner pad 110a is used to electrically connect with the back surface 11b of the die 11. The die 11 may be a power chip.
The protection layer 111 is made of an insulating material, and may be at least one of an insulating resin material, silicon dioxide, and silicon nitride. Examples of the insulating resin material include polyimide, epoxy resin, abf (ajinomoto build file), pbo (polybenzoxazole), and the like.
FIG. 2 is a top view of an electrical connector. Referring to fig. 2, the electrical connector 12 is rectangular in plan view.
Referring to fig. 1, the electrical connector 12 is semi-convex in vertical cross-section for receiving the die 11. The material of the electrical connector 12 may be a metal with good electrical conductivity and certain hardness, such as copper.
In the embodiment shown in fig. 1, the angles between the first conductive portion 12a and the second conductive portion 12b and the connecting portion 12c are right angles. In some embodiments, the angles between the first conductive portion 12a, the second conductive portion 12b, and the connection portion 12c may be obtuse angles.
In some embodiments, a conductive adhesive may be disposed between the first conductive portion 12a and the back surface 11b of the die 11 to electrically connect the two. The conductive paste may include a nano-copper/conductive polymer composite.
In the nano copper/conductive polymer composite material, the conductive polymer can be: at least one of polypyrrole, polythiophene, polyaniline and polyphenylene sulfide. The conductive polymer is formed by chemically or electrochemically doping high molecules with conjugated pi-bonds to convert the high molecules from insulators to conductors, and the conductive polymer has good conductive characteristics and is further enhanced in conductivity after nano copper is added.
The copper material is one of the metal materials with the most excellent electrical conductivity, and when the size of copper is reduced to the nanometer level, the copper material has more excellent electrical and thermal conductivity due to large specific surface area and high surface activity. Preferably, the nano copper is spherical, and the particle size is less than 800 nm; more preferably, the particle size of the nano-copper is in the range of 200nm to 500 nm. This is because: the specific surface area of the nano copper material is increased along with the reduction of the particle size of the material, and the electric and heat conduction properties of the material are enhanced; when the particle size is reduced to be below 800nm, the material has excellent electric and heat conduction characteristics; however, when the particle size is further reduced to below 200nm, the cost of the nano material is significantly increased, which affects the economic benefit of the package, and when the particle size of the nano copper is reduced to below 200nm, the surface energy of the nano copper particles is increased, and the particles are easy to agglomerate to form larger particles, which may impair the conductive and heat conductive properties of the composite material.
Preferably, the nano copper is added in an amount of more than 5 wt% in the nano copper/conductive polymer composite material.
In some embodiments, the first conductive portion 12a and the back surface 11b of the die 11 may be in direct contact to electrically connect the two.
In some embodiments, the back side 11b of the die 11 may also be provided with a conductive layer. The conductive layer may be copper. A titanium layer may also be provided between the copper layer and the back surface 11b of the die 11 to improve adhesion between the die back surface 11b and the copper layer.
In the embodiment shown in fig. 1, there is no gap between the connection portion 12c of the electrical connection member 12 and the die 11, and in other embodiments, there may also be a gap therebetween to allow the first molding compound layer 10 to enter, so as to improve the connection strength between the electrical connection member 12 and the die 11.
The material of the first molding compound layer 10 may be epoxy resin, polyimide resin, benzocyclobutene resin, polybenzoxazole resin, polybutylene terephthalate, polycarbonate, polyethylene terephthalate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyethersulfone, polyamide, polyurethane, ethylene-vinyl acetate copolymer, polyvinyl alcohol, or the like.
The redistribution layer 131 is a fan-out line (fan-out). In the embodiment shown in fig. 1, the redistribution layer 131 includes metal blocks 131a and a second molding layer 133 between adjacent metal blocks 131a, having one layer. In other embodiments, the redistribution layer 131 may include two or more layers. Among the plurality of metal blocks 131a, in addition to a part of the number of metal blocks 131a electrically connecting the second conductive part 12b and the back ground inner pad 110a, a part of the number of metal blocks 131a electrically connects one or more inner pads 110 for performing other functions.
In the embodiment shown in fig. 1, the conductive pillar 132 is an outer lead 13 a. The conductive pillars 132 may be made of a metal such as copper, and may have an anti-oxidation layer 134 thereon. In other embodiments, solder balls may be disposed on the conductive studs 132, and the solder balls are the outer leads 13 a.
Referring to fig. 1, chip package 1a utilizes electrical connector 12 to achieve a specific electrical connection point location (back-ground inner pad 110a) of die active surface 11a for back-side 11b grounding.
An embodiment of the invention provides a method for manufacturing the chip package structure 1a in fig. 1. Fig. 3 is a flow chart of a method of fabrication. Fig. 4 to 14 are intermediate schematic diagrams corresponding to the flow chart in fig. 3.
First, referring to step S1 in fig. 3, fig. 4 and fig. 5, a carrier board 2 and a plurality of dies 11 are provided, each die 11 includes an active surface 11a and a back surface 11b, the active surface 11a has an inner pad 110 and a protective layer 111 covering the inner pad 110, the inner pad 110 includes at least one back ground inner pad 110 a; the active surface 11a of each die 11 is fixed to the carrier board 2. Wherein fig. 4 is a top view of a carrier board and a plurality of dies; fig. 5 is a sectional view taken along line AA in fig. 4.
The die 11 is formed as a singulated wafer that includes a wafer active side having inner pads 110 and an insulating layer (not shown) that protects the inner pads 110 and a wafer backside. After the wafer dicing, a die 11 is formed, and accordingly, the die 11 includes a die active surface 11a and a die back surface 11b, and the die active surface 11a has an inner pad 110 and an insulating layer for protecting the inner pad 110. Applying a protective layer 111 on the active side 11a of the die, the protective layer 111 may be applied by: before the wafer is cut into the dies 11, the protective layer 111 is applied on the active surface of the wafer, and the wafer with the protective layer 111 is cut to form the dies 11 with the protective layer 111, which may be: after the wafer is diced into dies 11, a protective layer 111 is applied on the dies 11.
The die 11 may include a variety of devices formed on a semiconductor substrate, as well as electrical interconnect structures electrically connecting the various devices. The inner pads 110 of the die active side 11a are connected to electrical interconnect structures for input/output of electrical signals of the respective devices. The back ground inner pad 110a is used to electrically connect with the back surface 11b of the die 11. The die 11 may be a power chip.
The respective dies 11 may have the same structure and function, or may have different structures and functions.
The protection layer 111 is made of an insulating material, and may be at least one of an insulating resin material, silicon dioxide, and silicon nitride.
The insulating resin material, such as polyimide, epoxy, abf (ajinomoto build file), pbo (polybenzoxazole), and the like, may be a) laminated on the insulating layer between the inner pads 110 and the adjacent inner pads 110 through a lamination process, or b) coated on the insulating layer between the inner pads 110 and the adjacent inner pads 110 first and then cured, or c) cured on the insulating layer between the inner pads 110 and the adjacent inner pads 110 through an injection molding process.
When the material of the passivation layer 111 is silicon dioxide or silicon nitride, the passivation layer may be formed on the inner pads 110 and the insulating layer between adjacent inner pads 110 by a deposition process.
Referring to fig. 5, the protective layer 111 may have a first opening 111a therein exposing the inner pad 110. In some embodiments, the inner pad 110 on the die 11 may be embedded in the protective layer 111, and the first opening 111a is formed in the process of forming the circuit layer 13 (see fig. 11).
In the embodiment shown in fig. 5, one first opening 111a exposes a partial region of one inner pad 110. In other embodiments, one first opening 111a may also expose partial areas of two or more inner pads 110.
The number of the die 11 may be two, three, all the die after one wafer dicing, or even all the die after a plurality of wafer dicing, and the invention is not limited to the number of the die 11.
The wafer may be thinned from the back side prior to dicing to reduce the thickness of the die 11.
The carrier plate 2 is a rigid plate and may comprise a plastic plate, a glass plate, a ceramic plate, a metal plate, or the like.
An adhesive layer may be disposed between the carrier 2 and the die 11 to fix the two. Specifically, a whole surface of the carrier 2 may be coated with an adhesive layer, and the plurality of dies 11 are disposed on the adhesive layer. The adhesive layer may be a peelable material to peel the carrier 2 and the die 11 apart, for example, a thermal release material that can be tack-free by heating or a UV release material that can be tack-free by UV irradiation.
Next, referring to step S2 in fig. 3, fig. 2 and fig. 6, a plurality of electrical connection members 12 are provided, the electrical connection members 12 including a first conductive part 12a, a second conductive part 12b, and a connecting part 12c connecting the first conductive part 12a and the second conductive part 12 b; referring to fig. 7, each electrical connector 12 is disposed on each die 11, the first conductive portion 12a is electrically connected to the back surface 11b of the die 11, and the second conductive portion 12b is disposed on the surface of the carrier 2.
The material of the electrical connector 12 may be a metal with good electrical conductivity and certain hardness, such as copper.
The electrical connector 12 may be rectangular as shown in fig. 2.
Referring to fig. 6, a plurality of electrical connectors 12 may be arranged on a first support plate 3. The electrical connection 12 may be semi-convex in vertical section to accommodate the die 11. The semi-convex shape can be formed by at least one of cutting, stamping, etching and stamping, and can be produced in large batch to reduce cost.
In the embodiment shown in fig. 6, the angles between the first conductive portion 12a and the second conductive portion 12b and the connecting portion 12c are right angles. In some embodiments, the angles between the first conductive portion 12a, the second conductive portion 12b and the connecting portion 12c are obtuse angles.
The first support plate 3 is a hard plate member and may include a glass plate, a ceramic plate, a metal plate, and the like.
An adhesive layer may be provided between the first conductive part 12a of the electrical connector 12 and the first support plate 3 to secure the two. Specifically, a full-surface adhesive layer may be coated on the surface of the first support plate 3, and the first conductive parts 12a of the plurality of electrical connectors 12 may be placed on the adhesive layer. The adhesive layer may be made of a material that is easily peelable to peel off the electrical connector 12 from the first support plate 3, and for example, a thermal release material that can be made tack-free by heating or a UV release material that can be made tack-free by ultraviolet irradiation may be used.
Referring to fig. 7, the first support plate 3 is aligned with the carrier plate 2, each electrical connector 12 is disposed on each die 11, the first conductive part 12a is disposed on the back surface 11b of the die 11, and the second conductive part 12b is disposed on the surface of the carrier plate 2.
In some embodiments, a conductive adhesive may be disposed between the first conductive portion 12a and the back surface 11b of the die 11 to electrically connect the two. The conductive paste may include a nano-copper/conductive polymer composite. The nano-copper/conductive polymer composite material is a composite material formed by adding nano-copper particles into a conductive polymer and uniformly dispersing nano-copper in the conductive polymer. The composite material is a solid flat sheet-like structure, and the shape and size are preferably the same as those of the surface of the die back surface 11 b.
Specifically, the nano-copper/conductive polymer composite material is first placed on the die back surface 11b, and then the electrical connection members 12 arranged on the first support plate 3 are transferred to predetermined positions on the carrier plate 2, and the first conductive parts 12a of the electrical connection members 12 cover the composite material on the die back surface 11 b. Then heating the bare chip 11, the nano copper/conductive polymer composite material and the electric connector 12 on the carrier plate 2 to a temperature higher than the glass transition temperature of the conductive polymer material; at this time, the conductive polymer material changes from a solid to a semi-liquid having a certain viscosity, bonding the die back surface 11b and the first conductive portion 12a together.
In the nano copper/conductive polymer composite material, the conductive polymer can be: at least one of polypyrrole, polythiophene, polyaniline and polyphenylene sulfide. The conductive polymer is formed by chemically or electrochemically doping high molecules with conjugated pi-bonds to convert the high molecules from insulators to conductors, and the conductive polymer has good conductive characteristics and is further enhanced in conductivity after nano copper is added.
The copper material is one of the metal materials with the most excellent electrical conductivity, and when the size of copper is reduced to the nanometer level, the copper material has more excellent electrical and thermal conductivity due to large specific surface area and high surface activity. Preferably, the nano copper is spherical, and the particle size is less than 800 nm; more preferably, the particle size of the nano-copper is in the range of 200nm to 500 nm. This is because: the specific surface area of the nano copper material is increased along with the reduction of the particle size of the material, and the electric and heat conduction properties of the material are enhanced; when the particle size is reduced to be below 800nm, the material has excellent electric and heat conduction characteristics; however, when the particle size is further reduced to below 200nm, the cost of the nano material is significantly increased, which affects the economic benefit of the package, and when the particle size of the nano copper is reduced to below 200nm, the surface energy of the nano copper particles is increased, and the particles are easy to agglomerate to form larger particles, which may impair the conductive and heat conductive properties of the composite material.
Preferably, the nano copper is added in an amount of more than 5 wt% in the nano copper/conductive polymer composite material.
In some embodiments, the first conductive portion 12a and the back surface 11b of the die 11 may be in direct contact to electrically connect the two.
In some embodiments, the back side 11b of the die 11 may also be provided with a conductive layer. The conductive layer may be formed before the die 11 is cut.
In the embodiment shown in fig. 7, there is no gap between the connecting portion 12c of the electrical connector 12 and the die 11, and in other embodiments, there may be a gap between the connecting portion and the die to allow the molding compound to enter.
After that, the first support plate 3 is removed. The first support plate 3 may be removed by conventional methods such as laser lift-off and UV irradiation.
Then, referring to step S3, fig. 8 and fig. 9 in fig. 3, forming a first molding compound layer 10 on the surface of the carrier 2 to embed each die 11 and each electrical connector 12; referring to fig. 10, the carrier plate 2 is removed. Fig. 8 is a top view of the first plastic package layer, and the first plastic package layer shows a perspective effect; fig. 9 is a cross-sectional view taken along line BB in fig. 8.
The material of the first molding compound layer 10 may be epoxy resin, polyimide resin, benzocyclobutene resin, polybenzoxazole resin, polybutylene terephthalate, polycarbonate, polyethylene terephthalate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyethersulfone, polyamide, polyurethane, ethylene-vinyl acetate copolymer, polyvinyl alcohol, or the like. Correspondingly, the encapsulation may be performed by filling a liquid molding compound between each bare chip 11 and each electrical connector 12, and then curing the liquid molding compound at a high temperature through a molding die.
The first molding compound layer 10 can be thinned by mechanical grinding, such as grinding with a grinding wheel, to adjust the height of the chip package structure 1a (see fig. 1).
The protective layer 111 may prevent the inner pad 110 and the electrical interconnection structure in the die 11 from being damaged during the process of forming the first molding compound 10 and grinding the first molding compound 10.
Referring to fig. 10, after the carrier board 2 is removed, the second conductive part 12b of the electrical connector 12 is substantially in the same plane as the active surface 11a of the die 11. In addition, a second supporting plate 4 may be disposed on the first molding layer 10. The second support plate 4 can support the die 11 embedded in the first molding compound layer 10 in a subsequent process.
The second support plate 4 is a hard plate member and may include a glass plate, a ceramic plate, a metal plate, and the like.
Next, referring to step S4 in fig. 3 and fig. 11, a circuit layer 13 is formed on the active surface 11a of each die 11, the second conductive portion 12b of each electrical connector 12, and the first molding compound layer 10 to form the package intermediate structure 1 including a plurality of dies 11, the circuit layer 13 includes a redistribution layer 131, and the redistribution layer 131 at least electrically connects the second conductive portion 12b and the back ground inner pad 110 a.
In this embodiment, the forming of the circuit layer 13 includes the following steps S41 to S42.
Step S41: a rewiring layer 131 is formed on the active surface 11a of each die 11, the second conductive part 12b of each electrical connector 12, and the first molding layer 10.
The redistribution layer 131 is a fan-out line (fan-out).
Step S42: conductive posts 132 are formed on the redistribution layer 131. The conductive posts 132 are outer leads 13 a.
In one alternative, step S41 of forming the re-wiring layer 131 includes steps S410-S413.
Step S410: a photoresist layer is formed on the active surface 11a of each die 11, the second conductive portion 12b of each electrical connector 12, and the first molding layer 10.
In this step S410, in an alternative embodiment, the photoresist layer may be a photosensitive film. The photosensitive film may be peeled off from the adhesive tape and applied on the active surface 11a of each die 11, the second conductive portion 12b of each electrical connector 12, and the first molding layer 10. In other alternatives, the photoresist layer may be formed by first applying a liquid photoresist and then curing the liquid photoresist by heating.
Step S411: the photoresist layer is exposed and developed, leaving the photoresist layer in a first predetermined area, which is complementary to the area where the metal block 131a of the rewiring layer 131 to be formed is located.
This step S411 patterns the photoresist layer. In other alternatives, other sacrificial materials that are easily removable may be used in place of the photoresist layer.
Step S412: the complementary region of the first predetermined region is filled with a metal layer to form a metal block 131a of the re-wiring layer 131.
Of the metal blocks 131a, a partial number of the metal blocks 131a are positioned so as to electrically connect the second conductive part 12b and the back ground inner pad 110 a. In addition, there are a partial number of metal blocks 131a positioned so as to electrically connect one or more inner pads 110 for performing other functions.
The step S412 may be performed by an electroplating process. The process of electroplating copper or aluminum is mature.
Specifically, before forming the photoresist Layer in step S410, a Seed Layer (Seed Layer) may be formed on the active surface 11a of each die 11, the second conductive portion 12b of each electrical connector 12, and the first molding compound Layer 10 by a physical vapor deposition method or a chemical vapor deposition method. The seed layer may serve as a power supply layer for electroplating copper or aluminum.
Step S413: and ashing to remove the residual photoresist layer in the first preset area.
And after ashing, removing the seed crystal layer in the first preset area by dry etching or wet etching.
The metal blocks 131a of the rewiring layer 131 may be planarized on the upper surface thereof by a polishing process, such as chemical mechanical polishing.
In step S41, the metal blocks 131a of the redistribution layer 131 are arranged according to design requirements, and the distribution of the redistribution layer 131 on each die 11 may be the same or different.
This step S42 may include steps S420-S425.
Step S420: a photoresist layer is formed on the metal block 131a, the protective layer 111, the second conductive part 12b of each electrical connector 12, and the first molding layer 10.
In this step S420, in an alternative embodiment, the photoresist layer may be a photosensitive film. The photosensitive film may be peeled off from the adhesive tape and applied on the metal block 131a, the protective layer 111, the second conductive portion 12b of each electrical connector 12, and the first molding layer 10. In other alternatives, the photoresist layer may be formed by first applying a liquid photoresist and then curing the liquid photoresist by heating.
Step S421: and exposing and developing the photoresist layer to retain the photoresist in the second predetermined area. The second predetermined area is complementary to the area where the conductive stud 132 is to be formed.
In this embodiment, the second predetermined area is located such that the at least one conductive stud 132 is capable of extracting the metal block 131a electrically connecting the second conductive portion 12b and the inner back-ground pad 110 a. In some embodiments, the metal block 131a electrically connecting the second conductive portion 12b and the inner back-ground pad 110a may not be led out through the conductive pillar 132.
This step S421 patterns the photoresist layer. In other alternatives, other sacrificial materials that are easily removable may be used in place of the photoresist layer.
Step S422: the complementary region of the second predetermined region is filled with a metal layer to form the conductive stud 132.
This step S422 may be accomplished by an electroplating process. The process of electroplating copper or aluminum is mature. Before electroplating copper or aluminum, a Seed Layer (Seed Layer) can be physically or chemically vapor deposited as a power supply Layer.
Step S423: and ashing to remove the residual photoresist layer in the second preset area.
The conductive posts 132 may be planarized by a polishing process, such as chemical mechanical polishing.
Step S424: referring to fig. 11, a second molding layer 133 embedding the conductive stud 132 is formed on the conductive stud 132, the metal block 131a, the protective layer 111, the second conductive part 12b of each electrical connector 12, and the first molding layer 10.
In an alternative, step S424 includes: firstly, sticking a semi-solid plastic package film on the conductive convex column 132, the metal block 131a, the protective layer 111, the second conductive part 12b of each electric connector 12 and the first plastic package layer 10; then, placing the structure to be plastic-packaged with the semi-solid plastic-packaging film on the lower mold body, and closing the high-temperature upper mold body; when the upper mold body is subjected to hot compression molding, the semi-solid plastic package film is changed into a liquid plastic package material, and after the semi-solid plastic package film flows, the plastic package material is continuously heated to be changed into a solid second plastic package layer 133 from the liquid state; and removing the mold.
In another alternative, the second molding layer 133 formed in step S424 is formed by an injection molding process. Specifically, a structure to be plastically packaged is placed on a lower die body, and a high-temperature upper die body is closed; injecting a normal-temperature liquid plastic package material into the high-temperature mold cavity; the normal temperature liquid molding compound flows while changing from a liquid state to a solid second molding layer 133 due to heat.
The second molding layer 133 can improve the electrical insulation between the adjacent conductive studs 132 and the metal blocks 131 a.
Step S425: still referring to fig. 11, the second molding layer 133 is thinned until the conductive posts 132 are exposed.
The second molding layer 133 can be thinned by mechanical grinding, such as grinding with a grinding wheel.
In some embodiments, step S41 may include S410 '-S413'.
Step S410': referring to fig. 12, a first dielectric layer 131b is formed on the active surface 11a of each die 11, the second conductive portion 12b of each electrical connector 12, and the first molding layer 10. The first dielectric layer 131b may be made of silicon dioxide or silicon nitride, and is formed by a physical vapor deposition method or a chemical vapor deposition method.
In step S411', second openings are formed in the first dielectric layer 131b, and the second openings expose the inner pads 110. The second opening is a region where the metal block 131a is to be formed. The second opening may be formed by dry etching using the patterned photoresist as a mask.
In step S412', a conductive material layer is formed on the first dielectric layer 131b and in the second opening. The conductive material layer may be made of copper or aluminum, and is formed by physical vapor deposition or chemical vapor deposition.
In step S413', the conductive material layer is polished until the first dielectric layer 131b is exposed, and the conductive material layer in the second opening forms the metal block 131 a.
In still other embodiments, two or more redistribution layers 131 may be formed.
In some embodiments, step S42 may include S420 '-S422'.
Step S420': referring to fig. 12, conductive posts 132 are formed on the metal blocks 131a and the first dielectric layer 131b (or the protective layer 111, the second conductive parts 12b of the electrical connectors 12, and the first molding layer 10).
Step S421': a second dielectric layer 132b is formed on the conductive posts 132 and between adjacent conductive posts 132. The second dielectric layer 132b may be made of silicon dioxide or silicon nitride, and is formed by a physical vapor deposition method or a chemical vapor deposition method.
Step S422', polish the second dielectric layer 132b until the conductive pillars 132 are exposed.
In other embodiments, a second dielectric layer 132b is formed between adjacent conductive pillars 132, the upper surface of the second dielectric layer 132b is flush with the upper surface of the conductive pillars 132, and the second dielectric layer 132b is an organic material. The organic material may be polyimide with good fluidity, and is cured after heating.
In still other embodiments, a second molding layer 133 is formed on the conductive posts 132 and between adjacent conductive posts 132, and the second molding layer 133 is thinned until the conductive posts 132 are exposed.
In still other embodiments, a second dielectric layer 132b is formed on the metal block 131a, the second conductive part 12b of each electrical connector 12 and the first molding layer 10, a third opening exposing the metal block 131a is formed in the second dielectric layer 132b, the third opening is filled with a conductive material, and the conductive material is polished until the second dielectric layer 132b is exposed. The conductive material filled in the third opening forms the conductive pillar 132.
a) In an alternative, referring to fig. 11 and 12, the conductive stud 132 is an outer pin 13 a.
b) Alternatively, referring to fig. 13, after exposing the conductive stud 132, an anti-oxidation layer 134 is also formed on the conductive stud 132.
The oxidation resistant layer 134 may include: b1) tin layer, or b2) nickel layer and gold layer stacked from bottom to top, or b3) nickel layer, palladium layer and gold layer stacked from bottom to top. The oxidation resistant layer 134 may be formed using an electroplating process. The conductive posts 132 may be made of copper, and the anti-oxidation layer 134 may prevent oxidation of copper, thereby preventing deterioration of electrical connection performance due to oxidation of copper.
c) Alternatively, after exposing the conductive stud 132, a solder ball is further formed on the conductive stud 132 for flip-chip mounting of the chip package structure 1a (see fig. 1).
After the outer leads are formed, the second support plate 4 is removed as shown in fig. 14.
The second support plate 4 may be removed by conventional methods such as laser lift-off and UV irradiation.
Thereafter, referring to step S5 in fig. 3, fig. 14 and fig. 1, the package intermediate structure 1 is cut to form a plurality of chip package structures 1a, and each chip package structure 1a includes one die 11.
Fig. 15 is a top view of an electrical connection in a chip package structure according to a second embodiment of the present invention. Referring to fig. 15, the chip package structure in this embodiment is substantially the same as the chip package structure 1a in fig. 1, except that: the connecting portion 12c of the electrical connector 12 is H-shaped with a part of the material removed. The area where the connecting portion 12c is removed can provide a deformation accommodating space during the expansion and contraction process of the electrical connector 12 and the first plastic package layer 10. Preferably, the size of the first conductive portion 12a is larger than the size of the second conductive portion 12 b.
Accordingly, the manufacturing method of the chip package structure in this embodiment is substantially the same as the manufacturing method of the chip package structure in fig. 1 to 14, and the differences are only: in step S2, the connecting portion 12c of the electrical connector 12 is provided in an H shape with a part of the material removed. The removed portion of material may be formed by at least one of cutting, stamping, etching, embossing.
Although the present invention is disclosed above, the present invention is not limited thereto. Various changes and modifications may be effected therein by one skilled in the art without departing from the spirit and scope of the invention as defined in the appended claims.

Claims (10)

1. A chip package structure, comprising:
a die including opposing active and back sides, the active side having inner pads and a protective layer exposing a portion of the inner pads, the inner pads including at least one back ground inner pad;
an electrical connection member including a first conductive portion, a second conductive portion, and a connecting portion connecting the first conductive portion and the second conductive portion; the first conductive portion is electrically connected to the back side of the die;
the first plastic package layer wraps the bare chip and the electric connecting piece, and a second electric conducting part of the electric connecting piece and the active surface of the bare chip are exposed outside the first plastic package layer;
the circuit layer is located on the active surface of the bare chip, the second conductive part of the electric connecting piece and the first plastic packaging layer, and comprises a re-wiring layer which is at least electrically connected with the second conductive part and the back grounding inner bonding pad.
2. The chip package structure of claim 1, wherein the second conductive portion of the electrical connection is coplanar with the active side of the die.
3. The chip package structure according to claim 1, wherein a conductive layer is disposed on the back surface of the die, and/or a conductive adhesive is disposed between the first conductive portion and the back surface of the die.
4. The chip package structure according to claim 3, wherein the conductive adhesive comprises a nano-copper/conductive polymer composite.
5. The chip package structure according to claim 1, wherein the circuit layer comprises an outer lead; the rewiring layer is provided with a conductive convex column, and the conductive convex column is the outer pin.
6. The chip package structure according to claim 5, wherein the conductive posts have an anti-oxidation layer thereon.
7. The chip package structure according to claim 1, wherein the circuit layer comprises an outer lead; the rewiring layer is provided with a conductive convex column, a solder ball is arranged on the conductive convex column, and the solder ball is the outer pin.
8. The chip package structure according to claim 1, wherein the redistribution layer comprises two or more layers.
9. The chip package structure according to claim 1, wherein a first molding layer is provided between the connection portion of the electrical connection member and the die.
10. The chip package structure according to claim 1, wherein the electrical connector is H-shaped, and/or an angle between each of the first and second conductive portions of the electrical connector and the connecting portion is a right angle.
CN202010231967.6A 2020-03-27 2020-03-27 Chip packaging structure Active CN113725182B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010231967.6A CN113725182B (en) 2020-03-27 2020-03-27 Chip packaging structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010231967.6A CN113725182B (en) 2020-03-27 2020-03-27 Chip packaging structure

Publications (2)

Publication Number Publication Date
CN113725182A true CN113725182A (en) 2021-11-30
CN113725182B CN113725182B (en) 2024-02-27

Family

ID=78671103

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010231967.6A Active CN113725182B (en) 2020-03-27 2020-03-27 Chip packaging structure

Country Status (1)

Country Link
CN (1) CN113725182B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020055687A (en) * 2000-12-29 2002-07-10 마이클 디. 오브라이언 Semiconductor package
CN102244013A (en) * 2010-05-14 2011-11-16 新科金朋有限公司 Semiconductor device and manufacturing method thereof
US20170125375A1 (en) * 2015-10-29 2017-05-04 Semtech Corporation Semiconductor Device and Method of Forming DCALGA Package Using Semiconductor Die with Micro Pillars
CN110729258A (en) * 2019-03-11 2020-01-24 Pep创新私人有限公司 Chip packaging method and chip structure

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020055687A (en) * 2000-12-29 2002-07-10 마이클 디. 오브라이언 Semiconductor package
CN102244013A (en) * 2010-05-14 2011-11-16 新科金朋有限公司 Semiconductor device and manufacturing method thereof
US20170125375A1 (en) * 2015-10-29 2017-05-04 Semtech Corporation Semiconductor Device and Method of Forming DCALGA Package Using Semiconductor Die with Micro Pillars
CN107039337A (en) * 2015-10-29 2017-08-11 商升特公司 With the method and semiconductor devices of the semiconductor element formation DCALGA encapsulation for having microtrabeculae
CN110729258A (en) * 2019-03-11 2020-01-24 Pep创新私人有限公司 Chip packaging method and chip structure
CN110729256A (en) * 2019-03-11 2020-01-24 Pep创新私人有限公司 Chip packaging method and chip structure

Also Published As

Publication number Publication date
CN113725182B (en) 2024-02-27

Similar Documents

Publication Publication Date Title
US20190057933A1 (en) Fan-Out Wafer Level Package Structure
CN111883521B (en) Multi-chip 3D packaging structure and manufacturing method thereof
US10276545B1 (en) Semiconductor package and manufacturing method thereof
US10593568B2 (en) Thrumold post package with reverse build up hybrid additive structure
CN112151466B (en) Chip packaging structure and manufacturing method thereof
CN110660774A (en) Semiconductor package and method of manufacturing the same
CN210467768U (en) Wafer level chip packaging structure
CN113725088B (en) Manufacturing method of chip packaging structure
CN215299231U (en) Chip packaging structure
CN113725089B (en) Manufacturing method of chip packaging structure
CN113725183B (en) Chip packaging structure and manufacturing method thereof
CN113725182B (en) Chip packaging structure
CN113725180B (en) Chip packaging structure and manufacturing method thereof
CN115101424A (en) Organic interposer packaging structure and manufacturing method
CN113725181B (en) Chip packaging structure
CN113611615A (en) Manufacturing method of chip packaging structure
CN210182380U (en) Semiconductor packaging structure
CN113611692A (en) MCM encapsulation structure and manufacturing method thereof
CN114446918A (en) MCM encapsulation structure and manufacturing method thereof
CN209804638U (en) Fan-out type antenna packaging structure
CN210224005U (en) Fan-out type antenna packaging structure
CN209929301U (en) Semiconductor packaging structure
CN112582287A (en) Wafer-level chip packaging structure and packaging method
CN112349601A (en) Manufacturing method of chip packaging structure
CN112133695B (en) System-in-package structure and manufacturing method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant