CN113611256B - Selection module and data output method thereof, chip, selector and display device - Google Patents
Selection module and data output method thereof, chip, selector and display device Download PDFInfo
- Publication number
- CN113611256B CN113611256B CN202110925124.0A CN202110925124A CN113611256B CN 113611256 B CN113611256 B CN 113611256B CN 202110925124 A CN202110925124 A CN 202110925124A CN 113611256 B CN113611256 B CN 113611256B
- Authority
- CN
- China
- Prior art keywords
- charging
- switching
- subunit
- data
- pull
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0257—Reduction of after-image effects
Abstract
The utility model provides a data selection module, data selection module includes data input end, a plurality of data output end, a plurality of switching control end and a plurality of switching unit, every switching unit all corresponds there is corresponding data output end, wherein, data selection module still includes a plurality of supplementary charging end, and is a plurality of supplementary charging end and a plurality of switching unit one-to-one, it is a plurality of switching control end is used as a plurality of respectively switching unit's main control terminal, switching unit includes charging subunit, coupling subunit and selection transistor. The present disclosure also provides a multiplexer, a method of controlling data output, a control chip and a display device.
Description
Technical Field
The present disclosure relates to the field of display devices, and in particular, to a data selection module, a multiplexer, a method for controlling data output, a control chip, and a display device.
Background
Liquid crystal display panels are widely used due to their advantages of low power consumption and no flicker. In order to avoid the problem of image sticking when the liquid crystal display panel displays, polarity inversion is required in the process of driving the liquid crystal display panel to display.
However, in many liquid crystal display devices, even if polarity inversion is performed during driving of the liquid crystal display panel for display, there is still a problem of image sticking.
Disclosure of Invention
An object of the present disclosure is to provide a data selection module, a multiplexer, a control method of the data selection module, a chip for performing the control method, and a display device.
As a first aspect of the present disclosure, a data selection module is provided, where the data selection module includes a data input terminal, a plurality of data output terminals, a plurality of switching control terminals, and a plurality of switching units, each of the switching units corresponds to a corresponding data output terminal, where the data selection module further includes a plurality of auxiliary charging terminals, the plurality of auxiliary charging terminals correspond to the plurality of switching units one to one, the plurality of switching control terminals are respectively used as main control terminals of the plurality of switching units, and the switching unit includes a charging subunit, a coupling subunit, and a selection transistor.
A first of the select transistors is electrically connected to the data input terminal and a second of the select transistors is electrically connected to a corresponding data output terminal;
the first end of the charging subunit is electrically connected with the data input end, the second end of the charging subunit is electrically connected with the first end of a coupling subunit belonging to the same switching unit as the charging subunit, the first end of the charging subunit and the second end of the charging subunit are used for being switched on when the main control end of the switching unit receives a first control signal so as to write the data signal written by the data input end into the coupling subunit, and the first end of the charging subunit and the second end of the charging subunit are also used for being switched off when the main control end of the charging subunit receives a second control signal;
the second end of the coupling subunit is electrically connected with the auxiliary charging end corresponding to the switching unit to which the coupling subunit belongs, the first end of the coupling subunit is also electrically connected with the gate of the selection transistor, and the coupling subunit is used for raising the potential of the first end of the coupling subunit when the first end of the coupling subunit is floating and the second end of the coupling subunit receives an auxiliary charging signal.
Optionally, the charging subunit comprises a switching element and at least one pull-down element, a first terminal of the switching element is formed as a first terminal of the charging subunit, a second terminal of the switching element is formed as a second terminal of the charging subunit, and a control terminal of the switching element is formed as a control terminal of the charging subunit;
pull-down elements in the charging subunit correspond to switching control ends, which are not used as main control ends of switching units to which the charging subunits belong, in switching control ends in the data selection module one by one;
the first end of the pull-down element is used for receiving a second control signal when the control end of the current pull-down element receives a first control signal, the second end of the pull-down element is electrically connected with the second end of the switch element, the control end of the pull-down element is electrically connected with the switching control end corresponding to the pull-down element, the first end of the pull-down element and the second end of the pull-down element can be switched on when the control terminal of the pull-down element receives the first control signal, and the first end of the pull-down element and the second end of the pull-down element can be switched off when the control terminal of the pull-down element receives the second control signal.
Optionally, the first terminal of the pull-down element is electrically connected to the control terminal of the switching element.
Optionally, the first terminal of the pull-down unit is electrically connected to the second control signal providing terminal.
Optionally, the switching element comprises a switching transistor, a gate of the switching transistor is formed as a control terminal of the switching element, a first pole of the switching transistor is formed as a first terminal of the switching element, and a second pole of the switching transistor is formed as a second terminal of the switching element.
Optionally, the pull-down element includes a pull-down transistor, a gate of the pull-down transistor is formed as a gate of the pull-down element, a first pole of the pull-down transistor is formed as a first end of the pull-down element, and a second pole of the pull-down transistor is formed as a second end of the pull-down element.
Optionally, the data selection module includes two switching control terminals.
Optionally, the coupling subunit includes a coupling capacitor, a first pole of the coupling capacitor is formed as a first end of the coupling subunit, and a second pole of the coupling capacitor is formed as a second end of the coupling subunit.
As a second aspect of the present disclosure, a multiplexer is provided, where the multiplexer includes a plurality of data selection modules, and is characterized in that the data selection modules are the above data selection modules provided in the present disclosure, the multiplexer further includes a plurality of selection control lines and a plurality of auxiliary charging lines, the plurality of selection control lines are respectively electrically connected to the main control ends of the plurality of switching units, and the plurality of auxiliary charging lines are respectively electrically connected to the auxiliary charging ends of the plurality of switching units.
As a third aspect of the present disclosure, there is provided a method of controlling data output, the method being used for the data selection module provided in the first aspect of the present disclosure, wherein the method includes sequentially driving each switching unit, wherein driving the switching units includes:
in the charging stage, a data signal corresponding to the current switching unit is provided for the data input end, a first control signal is provided for the main control end of the current switching unit, and a low-level auxiliary signal is provided for the auxiliary charging end of the current switching unit, so that the data signal is written into the coupling subunit of the current switching unit;
in the coupling-out stage, a data signal corresponding to the current switching unit is provided to the data input terminal, a second control signal is provided to the main control terminal of the current switching unit, and a high-level auxiliary charging signal is provided to the auxiliary charging terminal of the current switching unit, so that the source and the drain of the selection transistor are turned on.
As a fourth aspect of the present disclosure, a control chip is provided, where the control chip is configured to control the data selection module provided in the present disclosure, where the control chip includes a control signal generation module and an auxiliary charging signal generation module;
the control signal generation module is used for respectively providing a first control signal to the main control end of each switching unit in the charging stage of each switching unit, and is also used for providing a second control signal to the main control end of the switching unit in the non-charging stage so as to write the data signal into the coupling subunit of the current switching unit;
the auxiliary signal generating module is configured to provide a high-level auxiliary charging signal to the auxiliary charging terminal of each switching unit in the coupling output stage of each switching unit, and the auxiliary signal generating module is further configured to provide a low-level charging signal to the auxiliary charging terminal of the switching unit in the non-coupling output stage, so that the source and the drain of the selection transistor are turned on.
As a fifth aspect of the present disclosure, a display device is provided, where the display device includes a display panel, a data signal providing module, a control chip, and a multiplexer, where the multiplexer is the multiplexer provided in the second aspect of the present disclosure, the control chip is the control chip provided in the fourth aspect of the present disclosure, an output end of the data signal providing module is connected to a data input end of each data selecting module of the multiplexer in a one-to-one correspondence manner, and each data output end of the multiplexer is connected to a plurality of data lines of the display panel in a one-to-one correspondence manner.
Drawings
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention and not to limit the invention. In the drawings:
FIG. 1 is a schematic circuit diagram of a portion of a multiplexer in the related art;
FIG. 2 is a timing diagram of signals in operation of the multiplexer shown in FIG. 1;
fig. 3 is a graph of a charging current Igs of a transistor when a data signal charges a data line;
FIG. 4 is a schematic diagram illustrating one embodiment of a data selection module provided by the present disclosure;
FIG. 5 is a schematic diagram of another embodiment of a data selection module provided by the present disclosure;
FIG. 6 is a circuit diagram of one embodiment of a multiplexer provided by the present disclosure;
FIG. 7 is a circuit diagram of another embodiment of a multiplexer provided by the present disclosure;
FIG. 8 is a flow chart of one embodiment of a method provided by the present disclosure;
FIG. 9 is a signal timing diagram of a method provided by the present disclosure;
FIG. 10 is a schematic diagram of one embodiment of a control chip provided by the present disclosure.
Detailed Description
The following detailed description of embodiments of the invention refers to the accompanying drawings. It should be understood that the detailed description and specific examples, while indicating the present invention, are given by way of illustration and explanation only, not limitation.
The inventors of the present disclosure have repeatedly studied and found that the presence of an afterimage in a liquid crystal display panel is related to the use of a multiplexer to some extent. The specific analysis is as follows:
in the related art, in order to realize a narrow frame, the size of the source driving circuit is usually reduced, so that one output terminal of the source driving circuit can provide data signals for different data lines in different display periods. Accordingly, a multiplexer needs to be provided between the source driving circuit and the data line of the display panel. The multiplexer includes a plurality of data selection blocks, each of which includes a plurality of selection transistors. For convenience of explanation, in the present disclosure, an example is explained in which each data selection block shown in fig. 1 includes two selection transistors.
As shown in fig. 1, the two selection transistors are a first selection transistor Ma and a second selection transistor Mb, respectively, a gate of the first selection transistor Ma is electrically connected to the first control signal line 310, a first pole of the first selection transistor Ma is electrically connected to the data input terminal Source of the data selection module, and a second pole of the first selection transistor Ma is electrically connected to the first output terminal data1 of the data selection module. A gate of the second selection transistor Mb is electrically connected to the second control signal line 320, a first pole of the second selection transistor Mb is electrically connected to the data input terminal Source of the data selection block, and a second pole of the second selection transistor Mb is electrically connected to the second output terminal data2 of the data selection block.
The first output terminal data1 and the second output terminal data2 are respectively electrically connected to different data lines, and by controlling the on/off of the first selection transistor Ma and the second selection transistor Mb, data signals can be provided to different data lines at different times through the same data input terminal Source.
To achieve polarity inversion, the polarities of the signals on the data lines are different in different display periods. For example, in two adjacent display periods (i.e., two frames of images are displayed), a positive polarity data signal needs to be supplied to the data line in the former period, and a negative polarity data signal needs to be supplied to the data line in the latter period.
In fig. 2, a timing chart of signals when the multiplexer operates is shown, the high level time of the control signal provided by the first control signal line 310 coincides with the high level time of the data signal provided by the data signal input terminal Source, and the high level time of the control signal provided by the second control signal line 320 coincides with the low level time of the data signal provided by the data signal input terminal Source.
It is to be noted that there is a significant difference between the gate-source voltage difference of the selection transistor when the data signal of positive polarity is supplied and the gate-source voltage difference of the selection transistor when the data signal of negative polarity is supplied, which results in that the charging rate when the data line is charged with the data signal of positive polarity is smaller than the charging rate when the data line is charged with the data signal of negative polarity. Specifically, as shown in fig. 3, the abscissa in the figure is the gate-source voltage difference Vgs of the transistor, and the ordinate is the charging current Igs of the transistor. As is apparent from this drawing, the charging current Igs of the transistor when the data line is charged with the positive polarity data signal is smaller than the charging current Igs of the transistor when the data line is charged with the negative polarity data signal.
In two adjacent frames, each pixel unit is respectively charged with positive polarity and negative polarity. The charging performance of the negative polarity charging is due to the charging performance of the positive polarity charging. After the display panel works for a long time, liquid crystal molecules in the display panel are polarized by the direct current bias voltage, so that the display panel has the defects of image retention and the like. Especially for a display panel with high refresh frequency, the liquid crystal molecules will be polarized by the DC bias voltage more quickly.
As can be seen from the above analysis, in order to eliminate the image retention problem caused by the multiplexer, the multiplexer needs to be removed from the display panel, and the number of the output terminals of the source driving circuit needs to be increased.
In view of this, as an aspect of the present disclosure, there is provided a data selection module, as shown in fig. 4, including a data input terminal Source, a plurality of data output terminals (data output terminals data1 and data output terminals data2 are shown in fig. 4), a plurality of switching control terminals (switching control terminals Muxa and switching control terminals Muxb are shown in fig. 4), and a plurality of switching units (switching unit 100 and switching unit 200 are shown in fig. 4), each of which corresponds to a corresponding data output terminal (in fig. 3, the data output terminal of the switching unit 100 is the data output terminal data1, and the data output terminal of the switching unit 200 is the data output terminal data 2), wherein the data selection module further includes a plurality of auxiliary charging terminals (an auxiliary charging terminal boota and an auxiliary charging terminal bootb are shown in fig. 3), the plurality of auxiliary charging terminals correspond to the plurality of switching units one-to one (the auxiliary charging terminal boota corresponds to the switching unit 100, the auxiliary charging terminal bootbs correspond to the switching unit 200, and the plurality of auxiliary charging terminals are used as the switching control terminals (the switching control terminals Muxa and the switching unit 100 and the switching unit 200 is used as the switching control terminals switching unit (the switching unit 200, respectively, and the switching unit 100 and the switching unit 200 is used as the switching unit.
The switching unit includes a charging subunit, a coupling subunit, and a selection transistor. In the embodiment shown in fig. 4, the switching unit 100 includes a charging subunit 110, a coupling subunit 120, and a selection transistor M3a. The switching unit 200 includes a charging subunit 210, a coupling subunit 220, and a selection transistor M3b.
The first pole of the selection transistor is electrically connected with the data input end Source, and the second pole of the selection transistor is electrically connected with the corresponding data output end.
The first end of the charging subunit is electrically connected with the data input end Source, the second end of the charging subunit is electrically connected with the first end of the coupling subunit belonging to the same switching unit as the charging subunit, the first end of the charging subunit and the second end of the charging subunit are used for being switched on when the main control end of the switching unit receives a first control signal so as to write the data signal written by the data input end into the coupling subunit, and the first end of the charging subunit and the second end of the charging subunit are also used for being switched off when the main control end of the charging subunit receives a second control signal.
The second end of the coupling subunit is electrically connected with the auxiliary charging end corresponding to the switching unit to which the coupling subunit belongs, the first end of the coupling subunit is also electrically connected with the gate of the selection transistor, and the coupling subunit is used for raising the potential of the first end of the coupling subunit when the first end of the coupling subunit is floating and the second end of the coupling subunit receives an auxiliary charging signal.
In this disclosure, each switching unit of the data selection module conducts the data input end Source and the corresponding data output end according to a predetermined sequence.
For any one switching unit (for convenience of description, referred to as an ith switching unit), a first control signal is provided to the main control terminal of the ith switching unit, so that the first terminal of the charging subunit of the ith switching unit and the second terminal of the charging subunit of the ith switching unit are conducted, and a data signal (the polarity of which is one of positive polarity and negative polarity) input by the data input terminal Source is stored in the coupling subunit of the ith switching unit.
Subsequently, the auxiliary charging signal is provided to the second terminal of the coupling subunit of the ith switching unit, at this time, the coupling subunit may boost the gate voltage of the selection transistor, and specifically, the gate voltage boost amplitude of the selection transistor may be calculated according to the following formula (1):
vx is the grid voltage boosting amplitude of the selection transistor;
vgh is an auxiliary charging signal, which is a high level signal;
vgl provides the auxiliary charging terminal with the signal before the auxiliary charging signal, which is a low level signal;
cx is the parasitic capacitance of the charge subunit at the gate of the select transistor;
and C is the capacitance of the coupling subunit.
In a stage of supplying the auxiliary signal to the second terminal of the coupling subunit, a gate-source voltage difference of the selection transistor is calculated by the following equations (2) and (3):
Vgs＝Vg-VSource (2)
Vg＝Vs+Vx (3)
wherein Vgs is the gate-source voltage difference of the selection transistor;
vg is the gate voltage of the select transistor;
vs is the data voltage stored in the coupled subcell;
vsource is the data voltage input at the data input, i.e., vsource = Vs.
Substituting equation (3) into equation (2) yields equation (4):
Vgs＝Vg-VSource＝Vs+Vx-Vsource＝Vx (4)
as can be seen from the formula (4), the gate-source voltage difference of the selection transistor is only related to the capacitance of the coupling subunit, the parasitic capacitance of the charging subunit at the gate of the selection transistor, and the signal provided by the auxiliary charging terminal, and is not related to the data signal provided by the data input terminal, and is even more related to the polarity of the data signal provided by the data input terminal. That is, the charging rate of the data line by the selection transistor is maintained constant regardless of whether the data voltage supplied from the data input terminal is positive or negative, so that the polarization of the liquid crystal can be prevented and the display failure caused by the polarization of the liquid crystal can be eliminated.
The liquid crystal polarization phenomenon is particularly significant when the related art shown in fig. 1 is used in a display device of high resolution and high refresh frequency. Because the data selection module provided by the application is not influenced by the polarity of the data voltage, the data selection module provided by the application is more suitable for a display device with high resolution and high refresh frequency.
In this disclosure, the specific structure of the charging subunit is not particularly limited, as long as the charging subunit can ensure that the first terminal of the charging subunit and the second terminal of the charging subunit are connected only when the main control terminal corresponding to the charging subunit receives the first control signal, and ensure that the first terminal of the charging subunit and the second terminal of the charging subunit are disconnected at other times.
In the embodiment shown in fig. 5, the charging subunit comprises a switching element and at least one pull-down element, a first terminal of the switching element being formed as a first terminal of the charging subunit, a second terminal of the switching element being formed as a second terminal of the charging subunit, and a control terminal of the switching element being formed as a control terminal of the charging subunit.
And the pull-down elements in the charging subunits correspond to the switching control ends, which are not used as the main control ends of the switching units to which the charging subunits belong, in the switching control ends in the data selection module one to one.
The first end of the pull-down element is used for receiving a second control signal when the control end of the current pull-down element receives a first control signal, the second end of the pull-down element is electrically connected with the second end of the switch element, the control end of the pull-down element is electrically connected with the switching control end corresponding to the pull-down element, the first end of the pull-down element and the second end of the pull-down element can be switched on when the control terminal of the pull-down element receives the first control signal, and the first end of the pull-down element and the second end of the pull-down element can be switched off when the control terminal of the pull-down element receives the second control signal.
In the disclosure, when the control terminal of the pull-down element receives the first control signal, the second control signal received by the first terminal of the pull-down element may be transferred to the second terminal of the switch element, so that the first terminal of the coupling subunit receives the low-level signal and the selection transistor is ensured to be in the off state.
As an alternative, the first terminal of the pull-down element may be directly electrically connected to the control terminal of the switching element. Of course, the disclosure is not limited thereto, and as another alternative embodiment, the first terminal of the pull-down element may be electrically connected to the second control signal providing terminal. The second control signal supply terminal may continuously supply the second control signal.
As an alternative embodiment, the first control signal is a high level signal Vgh, and the second control signal is a low level signal Vgl.
Specifically, in fig. 5 and 7, the charging subunit 110 includes a switching element 111 and a pull-down element 112, and the charging subunit 210 includes a switching element 211 and a pull-down element 212.
In the present disclosure, the specific structure of the switching element 111 is not particularly limited as long as the switching element can be turned on or off under the control of a control signal received at a control terminal of the switching element. As an alternative embodiment, the switching element may comprise a switching transistor, a gate of which is formed as a control terminal of the switching element, a first pole of which is formed as a first terminal of the switching element, and a second pole of which is formed as a second terminal of the switching element.
Specifically, in fig. 5, the switching element 111 includes a switching transistor M1a, and the switching element 211 includes a switching transistor M1b.
Of course, the present disclosure is not limited thereto, and as another alternative embodiment, the switching element may include two switching transistors whose gates are electrically connected and formed as a control terminal of the switching element, first poles of the two switching transistors are electrically connected and formed as a first terminal of the switching element, and second poles of the two switching transistors are electrically connected and formed as a second terminal of the switching element.
In the present disclosure, the specific structure of the pull-down element is not particularly limited. As an alternative implementation, the pull-down element includes a pull-down transistor, a gate of the pull-down transistor is formed as a gate of the pull-down element, a first pole of the pull-down transistor is formed as a first end of the pull-down element, and a second pole of the pull-down transistor is formed as a second end of the pull-down element.
Specifically, in fig. 5 and 7, the pull-down element 112 includes a pull-down transistor M2a, and the pull-down element 212 includes a pull-down transistor M2b. The difference is that in the embodiment shown in fig. 5, the first pole of the pull-down transistor M2a is electrically connected to the gate of the switching transistor M1a, and the first pole of the pull-down transistor M2b is electrically connected to the gate of the switching transistor M1b. However, in the embodiment shown in fig. 7, the first electrode of the pull-down transistor M2a is electrically connected to the second control signal supply terminal (which is electrically connected to the third control signal line 330), and the first electrode of the pull-down transistor M2b is electrically connected to the second control signal supply terminal.
As an alternative embodiment, when the display panel is manufactured, the third control signal line 330 and the second pole of the pull-down transistor may be disposed at the same layer, and the third control signal line 330 and the second pole of the pull-down transistor may be electrically connected without disposing a via hole. Therefore, the third control signal line 330 can reduce the number of vias and simplify the manufacturing process.
In the switching unit, the switching transistor and the pull-down transistor function to charge and discharge the coupling capacitance, and thus the widths of the switching transistor and the pull-down transistor can be made 10 μm or less. The function of the select transistor is to charge the pixel cells of the display area, and therefore the width of the select transistor should be relatively large (at least larger than the width of the switching transistor, and the pull-down transistor), alternatively the width of the select transistor may be between 10 μm and 100 μm.
In order to ensure that the charging speeds of different data lines by different output ends in the same data selection module are consistent, the sizes of the pull-down transistor M2a and the pull-down transistor M2b are consistent, the size of the switching transistor M1a is consistent with the size of the switching transistor M1b, and the size of the selection transistor M3a is consistent with the size of the selection transistor M3b, so that parasitic units of different switching units can be consistent.
In the present disclosure, the number of the switching control terminals in the data selection module is not particularly limited, and in the embodiments shown in fig. 4 and 5, the data selection module includes two switching control terminals.
In the present disclosure, the specific structure of the coupling subunit is not particularly limited as long as it stores data and couples the floating end to a higher potential in the case where one end receives a high-level signal and the other end is floating. In order to simplify the structure, as shown in fig. 5, the coupling subunit includes a coupling capacitor, a first pole of the coupling capacitor is formed as a first end of the coupling subunit, and a second pole of the coupling capacitor is formed as a second end of the coupling subunit.
Specifically, in the embodiment shown in fig. 5, the coupling subunit 120 includes a coupling capacitor C1a, and the coupling subunit 220 includes a coupling capacitor C1b.
As a second aspect of the present disclosure, a multiplexer is provided, where the multiplexer includes a plurality of data selection modules, where the data selection modules are the data selection modules provided in the first aspect of the present disclosure, the multiplexer further includes a plurality of selection control lines and a plurality of auxiliary charging lines, the plurality of selection control lines are respectively electrically connected to the plurality of main control terminals of the switching units, and the plurality of auxiliary charging lines are respectively electrically connected to the auxiliary charging terminals of the plurality of switching units.
In the embodiment shown in fig. 6, the data selection module of the multiplexer includes two switching units, and accordingly, the multiplexer includes two selection control lines (first and second control signal lines 310 and 320, respectively) and two auxiliary charging lines (auxiliary charging line 410 and auxiliary charging line 420, respectively).
As a third aspect of the present disclosure, there is provided a method of controlling data output, the method being used for the data selection module provided in the first aspect of the present disclosure, wherein the method includes driving each switching unit in sequence, and, as shown in fig. 8, driving the switching units includes:
in step S110, in the charging phase, a data signal corresponding to the current switching unit is provided to the data input terminal, a first control signal is provided to the main control terminal of the current switching unit, and a low-level auxiliary signal is provided to the auxiliary charging terminal of the current switching unit, so as to write the data signal into the coupling subunit of the current switching unit;
in step S120, in the coupling-out phase, a data signal corresponding to the current switching unit is provided to the data input terminal, a second control signal is provided to the main control terminal of the current switching unit, and a high-level auxiliary charging signal is provided to the auxiliary charging terminal of the current switching unit, so that the source and the drain of the selection transistor are turned on.
The data signal may be written into the coupling subunit through step S110, and the gate voltage of the selection transistor may be coupled to a high level through step S110, and the first pole of the selection transistor and the second pole of the selection transistor are ensured to be turned on.
As described above, since the data signal is written into the coupling subunit in the charging phase, a part of the gate voltage of the selection transistor can be made to be the data voltage, and when the selection transistor is controlled to be turned on, the data signal voltage in the gate voltage and the data signal voltage in the source voltage are cancelled out, so that the influence of the polarity of the data signal on the selection transistor is eliminated.
For the switching unit 100, t1 in fig. 9 indicates the charging time of the switching unit 100, t2 in fig. 9 indicates the coupling-out phase of the switching unit 100, t3 in fig. 9 indicates the charging time of the switching unit 200, and t4 in fig. 9 indicates the coupling-out phase of the switching unit 200. In fig. 9, na denotes the potential of the gate of the selection transistor M3a of the switching unit 100, and Nb denotes the potential of the gate of the selection transistor M3b of the switching unit 200. Vcom represents the common voltage signal received by the common electrode.
As a fourth aspect of the present disclosure, a control chip is provided, where the control chip is configured to control the data selection module provided in the first aspect of the present disclosure, and as shown in fig. 10, the control chip includes a control signal generation module 510 and an auxiliary charging signal generation module 520.
The control signal generating module 510 is configured to provide a first control signal to the main control terminal of each switching unit in the charging stage of each switching unit, and is further configured to provide a second control signal to the main control terminal of the non-charging switching unit. It should be noted that the "non-charging phase" refers to other phases than the "charging phase" of the current switching unit, including the coupling-out phase of the current switching unit, the charging phase of other switching units, and the coupling-out phase of other switching units.
The auxiliary signal generating module 520 is configured to provide a high-level auxiliary charging signal to the auxiliary charging terminal of each switching unit in the coupling-out phase of each switching unit, and is further configured to provide a low-level charging signal to the auxiliary charging terminal of the switching unit in the non-coupling-out phase. It should be noted that the term "non-coupling output phase" herein refers to other phases besides the "coupling output phase" of the current switching unit, including the charging phase of the current switching unit, the charging phase of other switching units, and the coupling output phase of other switching units.
As a fifth aspect of the present disclosure, a display device is provided, where the display device includes a display panel, a data signal providing module, a control chip, and a multiplexer, where the multiplexer is the multiplexer provided in the second aspect of the present disclosure, the control chip is the control chip provided in the fourth aspect of the present disclosure, an output end of the data signal providing module is connected to a data input end of each data selecting module of the multiplexer in a one-to-one correspondence manner, and each data output end of the multiplexer is connected to a plurality of data lines of the display panel in a one-to-one correspondence manner.
As described above, since the data signal is written into the coupling subunit in the charging phase, a part of the gate voltage of the selection transistor can be made to be the data voltage, and when the selection transistor is controlled to be turned on, the data signal voltage in the gate voltage and the data signal voltage in the source voltage are cancelled out, so that the influence of the polarity of the data signal on the selection transistor is eliminated, and the display effect of the display device is improved.
Note that the display panel is a liquid crystal display panel.
It is to be understood that the above embodiments are merely exemplary embodiments that are employed to illustrate the principles of the present disclosure, and that the present disclosure is not limited thereto. It will be apparent to those skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope of the disclosure, and these are to be considered as the scope of the disclosure.
Claims (11)
1. A data selection module, the data selection module includes a data input terminal, a plurality of data output terminals, a plurality of switching control terminals and a plurality of switching units, each of the switching units corresponds to a corresponding data output terminal, the data selection module further includes a plurality of auxiliary charging terminals, the plurality of auxiliary charging terminals correspond to the plurality of switching units one to one, the plurality of switching control terminals are respectively used as main control terminals of the plurality of switching units, the switching units include a charging subunit, a coupling subunit and a selection transistor,
a first pole of the selection transistor is electrically connected with the data input end, and a second pole of the selection transistor is electrically connected with the corresponding data output end;
the first end of the charging subunit is electrically connected with the data input end, the second end of the charging subunit is electrically connected with the first end of a coupling subunit belonging to the same switching unit as the charging subunit, the first end of the charging subunit and the second end of the charging subunit are used for being switched on when the main control end of the switching unit receives a first control signal so as to write the data signal written by the data input end into the coupling subunit, and the first end of the charging subunit and the second end of the charging subunit are also used for being switched off when the main control end of the charging subunit receives a second control signal;
the second end of the coupling subunit is electrically connected with the auxiliary charging end corresponding to the switching unit to which the coupling subunit belongs, the first end of the coupling subunit is also electrically connected with the gate of the selection transistor, and the coupling subunit is used for raising the potential of the first end of the coupling subunit when the first end of the coupling subunit is floating and the second end of the coupling subunit receives an auxiliary charging signal;
the charging subunit comprises a switching element and at least one pull-down element, wherein a first end of the switching element is formed as a first end of the charging subunit, a second end of the switching element is formed as a second end of the charging subunit, and a control end of the switching element is formed as a control end of the charging subunit;
pull-down elements in the charging subunit correspond to switching control ends, which are not used as main control ends of switching units to which the charging subunits belong, in switching control ends in the data selection module one by one;
the first end of the pull-down element is used for receiving a second control signal when the control end of the current pull-down element receives a first control signal, the second end of the pull-down element is electrically connected with the second end of the switch element, the control end of the pull-down element is electrically connected with the switching control end corresponding to the pull-down element, the first end of the pull-down element and the second end of the pull-down element can be switched on when the control terminal of the pull-down element receives the first control signal, and the first end of the pull-down element and the second end of the pull-down element can be switched off when the control terminal of the pull-down element receives the second control signal.
2. The data selection module of claim 1, wherein the first terminal of the pull-down element is electrically connected to the control terminal of the switching element.
3. The data selection module of claim 1, wherein the first terminal of the pull-down element is electrically connected to a second control signal supply terminal.
4. The data selection module of claim 1, wherein the switching element comprises a switching transistor, a gate of the switching transistor is formed as a control terminal of the switching element, a first pole of the switching transistor is formed as a first terminal of the switching element, and a second pole of the switching transistor is formed as a second terminal of the switching element.
5. The data selection module of claim 1, wherein the pull-down element comprises a pull-down transistor, a gate of the pull-down transistor is formed as a gate of the pull-down element, a first pole of the pull-down transistor is formed as a first terminal of the pull-down element, and a second pole of the pull-down transistor is formed as a second terminal of the pull-down element.
6. The data selection module according to any one of claims 1 to 5, wherein the data selection module comprises two of the switching control terminals.
7. The data selection module of any one of claims 1 to 5, wherein the coupling subunit comprises a coupling capacitor, a first pole of the coupling capacitor being formed as a first end of the coupling subunit, and a second pole of the coupling capacitor being formed as a second end of the coupling subunit.
8. A multiplexer, the multiplexer includes a plurality of data selection modules, wherein the data selection module is according to any one of claims 1 to 7, the multiplexer further includes a plurality of selection control lines and a plurality of auxiliary charging wires, the plurality of selection control lines are respectively electrically connected with the main control ends of the plurality of switching units, and the plurality of auxiliary charging wires are respectively electrically connected with the auxiliary charging ends of the plurality of switching units.
9. A method of controlling data output for a data selection module according to any one of claims 1 to 7, the method comprising driving respective switching elements in sequence, wherein driving the switching elements comprises:
in the charging stage, a data signal corresponding to the current switching unit is provided for the data input end, a first control signal is provided for the main control end of the current switching unit, and a low-level auxiliary signal is provided for the auxiliary charging end of the current switching unit, so that the data signal is written into the coupling subunit of the current switching unit;
in the coupling output stage, a data signal corresponding to the current switching unit is provided to the data input terminal, a second control signal is provided to the main control terminal of the current switching unit, and a high-level auxiliary charging signal is provided to the auxiliary charging terminal of the current switching unit, so that the source and the drain of the selection transistor are turned on.
10. A control chip for controlling the data selection module of any one of claims 1 to 7, wherein the control chip comprises a control signal generation module and an auxiliary charging signal generation module;
the control signal generation module is used for respectively providing a first control signal to the main control end of each switching unit in the charging stage of each switching unit, and the control signal generation module is also used for providing a second control signal to the main control end of the switching unit in the non-charging stage so as to write the data signal into the coupling subunit of the current switching unit;
the auxiliary signal generating module is configured to provide a high-level auxiliary charging signal to the auxiliary charging terminal of each switching unit in the coupling output stage of each switching unit, and the auxiliary signal generating module is further configured to provide a low-level charging signal to the auxiliary charging terminal of the switching unit in the non-coupling output stage, so that the source and the drain of the selection transistor are turned on.
11. A display device, the display device comprising a display panel, a data signal providing module, a control chip and a multiplexer, wherein the multiplexer is the multiplexer according to claim 8, the control chip is the control chip according to claim 10, the output terminals of the data signal providing module are connected with the data input terminals of the data selecting modules of the multiplexer in a one-to-one correspondence manner, and the data output terminals of the multiplexer are connected with the data lines of the display panel in a one-to-one correspondence manner.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110925124.0A CN113611256B (en) | 2021-08-12 | 2021-08-12 | Selection module and data output method thereof, chip, selector and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110925124.0A CN113611256B (en) | 2021-08-12 | 2021-08-12 | Selection module and data output method thereof, chip, selector and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113611256A CN113611256A (en) | 2021-11-05 |
| CN113611256B true CN113611256B (en) | 2023-02-17 |
Family
ID=78308341
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110925124.0A Active CN113611256B (en) | 2021-08-12 | 2021-08-12 | Selection module and data output method thereof, chip, selector and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113611256B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20060031374A (en) * | 2004-10-08 | 2006-04-12 | 삼성에스디아이 주식회사 | Level shifter and display device using the same |
| CN102081962A (en) * | 2009-11-26 | 2011-06-01 | 复旦大学 | EDRAM (Enhanced Dynamic Random Access Memory) unit of gain unit, memory and operating method |
| CN103105712A (en) * | 2013-01-30 | 2013-05-15 | 北京京东方光电科技有限公司 | Display module and liquid crystal display |
| CN110503910A (en) * | 2018-05-17 | 2019-11-26 | 京东方科技集团股份有限公司 | A kind of demultplexer and its control method, display device |
| CN111276105A (en) * | 2018-12-05 | 2020-06-12 | 乐金显示有限公司 | Display device |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4459685B2 (en) * | 2004-03-31 | 2010-04-28 | 富士通株式会社 | Liquid crystal display |
| WO2019044546A1 (en) * | 2017-08-29 | 2019-03-07 | シャープ株式会社 | Active matrix substrate and display device |
| JP2019090927A (en) * | 2017-11-15 | 2019-06-13 | シャープ株式会社 | Scan signal line drive circuit and display device including the same |
| CN108182915A (en) * | 2017-12-28 | 2018-06-19 | 深圳市华星光电技术有限公司 | Multiplexing display driver circuit |
-
2021
- 2021-08-12 CN CN202110925124.0A patent/CN113611256B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20060031374A (en) * | 2004-10-08 | 2006-04-12 | 삼성에스디아이 주식회사 | Level shifter and display device using the same |
| CN102081962A (en) * | 2009-11-26 | 2011-06-01 | 复旦大学 | EDRAM (Enhanced Dynamic Random Access Memory) unit of gain unit, memory and operating method |
| CN103105712A (en) * | 2013-01-30 | 2013-05-15 | 北京京东方光电科技有限公司 | Display module and liquid crystal display |
| CN110503910A (en) * | 2018-05-17 | 2019-11-26 | 京东方科技集团股份有限公司 | A kind of demultplexer and its control method, display device |
| CN111276105A (en) * | 2018-12-05 | 2020-06-12 | 乐金显示有限公司 | Display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113611256A (en) | 2021-11-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8537094B2 (en) | Shift register with low power consumption and liquid crystal display having the same | |
| US8963906B2 (en) | Display device using a charge sharing unit and method for driving the same | |
| CN107945763B (en) | Pixel circuit, array substrate, display panel and display device | |
| US8803785B2 (en) | Scanning signal line drive circuit and display device having the same | |
| US8624819B2 (en) | Driving circuit of liquid crystal display | |
| WO2017128645A1 (en) | Pixel circuit, driving method therefor, display panel, and display device | |
| JP2010107732A (en) | Liquid crystal display device | |
| US7079096B2 (en) | Image display device and display driving method | |
| CN110264948A (en) | Shift register cell, driving method, gate driving circuit and display device | |
| US8144098B2 (en) | Dot-matrix display refresh charging/discharging control method and system | |
| KR100676478B1 (en) | Liquid crystal display device, driving circuit for the same and driving method for the same | |
| US7362293B2 (en) | Low power multi-phase driving method for liquid crystal display | |
| US8743042B2 (en) | Display device and drive method for display device | |
| JP2017067959A (en) | Display and television receiver | |
| US20120200549A1 (en) | Display Device And Drive Method For Display Device | |
| CN108962163A (en) | Display driver circuit, display panel and display device | |
| CN113611256B (en) | Selection module and data output method thereof, chip, selector and display device | |
| JP2009086170A (en) | Electro-optical device, method of driving electro-optical device, and electronic apparatus | |
| US20120169750A1 (en) | Display device and drive method for display device | |
| KR101245912B1 (en) | Gate drive circuit of LCD | |
| CN102081917B (en) | Drive method of thin film transistor (TFT) liquid crystal display (LCD) | |
| KR101243439B1 (en) | LCD and drive method thereof | |
| CN114944138B (en) | Driving method, driving circuit and display device of display panel | |
| KR101332050B1 (en) | Liquid crystal display | |
| KR101159352B1 (en) | LCD and drive method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |