CN113611247B - Display substrate and display panel - Google Patents
Display substrate and display panel Download PDFInfo
- Publication number
- CN113611247B CN113611247B CN202110890357.1A CN202110890357A CN113611247B CN 113611247 B CN113611247 B CN 113611247B CN 202110890357 A CN202110890357 A CN 202110890357A CN 113611247 B CN113611247 B CN 113611247B
- Authority
- CN
- China
- Prior art keywords
- circuit
- sub
- substrate
- reset
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
Abstract
The invention provides a display substrate and a display panel. The display substrate includes: a substrate; a pixel driving circuit disposed on the substrate; the pixel driving circuit comprises a first reset sub-circuit, a driving sub-circuit and a second reset sub-circuit; a first reset sub-circuit configured to initialize a light emitting device to be driven by a first initialization signal in response to a first reset control signal; a driving sub-circuit configured to supply a driving current to a light emitting device to be driven according to voltages of a first terminal and a control terminal thereof; a second reset sub-circuit configured to reset a voltage of the control terminal of the driving sub-circuit by a second initialization signal in response to a second reset control signal; the first reset power signal line configured to supply the first initialization signal and the second reset power signal line configured to supply the second initialization signal do not overlap each other in orthographic projection on the substrate.
Description
Technical Field
The invention belongs to the technical field of display, and particularly relates to a display substrate and a display panel.
Background
Currently, there is a great demand for a high frame frequency AMOLED (Active-matrix organic light-emitting diode) display panel in the market, and particularly, a scheme in which a dual data line driving and a dual initialization signal respectively reset an anode of a light-emitting device and a control terminal of a driving transistor can realize 120Hz high frame frequency driving on the premise of ensuring a display effect, and can also improve poor low gray scale display.
Disclosure of Invention
The present invention provides a display substrate and a display panel. The display substrate can better improve poor low-gray-scale display by arranging the first reset power signal line and the second reset power signal line; longitudinal crosstalk between the grid electrode of the driving transistor and the data wire can be improved or avoided, and therefore the display effect of the display substrate is improved.
The present invention provides a display substrate, comprising: a substrate; a pixel driving circuit disposed on the substrate;
the pixel driving circuit comprises a first reset sub-circuit, a driving sub-circuit and a second reset sub-circuit;
the first reset sub-circuit is configured to initialize a light emitting device to be driven by a first initialization signal in response to a first reset control signal;
the driving sub-circuit is configured to provide a driving current for the light-emitting device to be driven according to the voltages of the first terminal and the control terminal of the driving sub-circuit;
the second reset sub-circuit is configured to respond to a second reset control signal and reset the voltage of the control end of the driving sub-circuit through a second initialization signal;
the first reset power signal line configured to supply the first initialization signal and the second reset power signal line configured to supply the second initialization signal do not overlap each other in orthographic projection on the substrate.
Optionally, a plurality of the pixel driving circuits are arranged in an array;
an orthogonal projection of the first reset power signal line on the substrate is located between orthogonal projections of the driver sub-circuit and the first and second reset sub-circuits on the substrate in the same row of the pixel driver circuits.
Optionally, the pixel driving circuit further comprises a data writing sub-circuit configured to transmit a data voltage signal to the first terminal of the driving sub-circuit in response to a scan signal;
the driving sub-circuit comprises a driving transistor;
the grid electrode of the driving transistor is positioned on the first conducting layer; the first reset power supply signal line and the second reset power supply signal line are located in a second conductive layer; a data line is located on the third conductive layer and configured to provide the data voltage signal;
the first conducting layer, the second conducting layer and the third conducting layer are sequentially far away from the substrate to be superposed.
Optionally, the active layer of the driving transistor is located on the fourth conductive layer; the fourth conducting layer is positioned on one side, close to the substrate, of the first conducting layer;
the grid electrode of the driving transistor is also wired to the fourth conducting layer to form a first grid electrode wire; the first grid routing and the fourth conducting layer are made of the same material;
an orthographic projection of the first reset power supply signal line on the substrate at least partially covers the first gate wire.
Optionally, the display device further comprises a fifth conductive layer located on one side of the second conductive layer, which is away from the first conductive layer, and located on one side of the third conductive layer, which is close to the second conductive layer;
the grid electrode of the driving transistor is also wired to the fifth conductive layer to form a second grid electrode wire; the second gate wire and the fifth conductive layer are made of the same material;
the third conducting layer further comprises a first pattern, and the first pattern is connected with a power supply voltage line;
the orthographic projection of the first graph on the substrate at least partially covers the second grid routing.
Optionally, an orthographic projection of the first pattern on the substrate at least partially covers the first gate trace.
Optionally, the number of the data lines is multiple, and the multiple data lines are parallel to each other;
the first pattern is located between at least part of the adjacent data lines.
Optionally, the first initialization signal and the second initialization signal are both direct current voltage signals;
the first initialization signal is greater than the second initialization signal.
Optionally, the pixel driving circuit further comprises a threshold compensation sub-circuit and a storage sub-circuit;
the threshold compensation sub-circuit configured to compensate for a threshold voltage of the driving sub-circuit in response to the scan signal;
the storage sub-circuit configured to store the data voltage signal;
a scanning signal line is positioned on the first conducting layer and is configured to provide the scanning signal; the scan signal line is parallel to the first reset power signal line and the second reset power signal line.
Optionally, the number of the scanning signal lines is multiple;
orthographic projections of parts of the scanning signal lines on the substrate are positioned between orthographic projections of the first reset power supply signal lines and the second reset power supply signal lines on the substrate in a one-to-one correspondence mode;
partial orthographic projections of the scanning signal lines on the substrate are positioned between the orthographic projections of two adjacent rows of the pixel driving circuits on the substrate in a one-to-one correspondence mode;
the orthographic projections of part of the scanning signal lines on the substrate are located one-to-one between the orthographic projections of the driving sub-circuits and the first reset power signal lines on the substrate in the same row of the pixel driving circuits.
Optionally, in a column of the pixel driving circuits, an odd number of the pixel driving circuits are connected to one of the data lines; an even number of the pixel driving circuits are connected to another one of the data lines;
the data lines extend in a column direction of the pixel driving circuits;
the orthographic projections of the two data lines connected with a column of the pixel driving circuits on the substrate are respectively positioned at two sides of the orthographic projection of the column of the pixel driving circuits on the substrate.
Optionally, the pixel driving circuit further comprises a first emission control sub-circuit and a second emission control sub-circuit;
the first light emission control sub-circuit configured to control whether a first voltage can be written to a first terminal of the driving sub-circuit in response to a first light emission control signal;
the second light emission control sub-circuit configured to turn on or off a connection between the driving sub-circuit and the light emitting device to be driven in response to a second light emission control signal;
the power supply voltage line extends in a column direction of the pixel driving circuit, and is configured to supply the first voltage;
the orthographic projection of the power supply voltage line on the substrate is positioned between the orthographic projections of two adjacent data lines between two adjacent columns of the pixel driving circuits on the substrate.
Optionally, the power voltage line includes a first sub-layer located in the third conductive layer and a second sub-layer located in the fifth conductive layer;
orthographic projections of the first sublayer and the second sublayer on the substrate overlap;
the first sublayer and the second sublayer are connected.
The invention also provides a display panel comprising the display substrate.
The invention has the beneficial effects that: according to the display substrate provided by the invention, the first reset power signal line and the second reset power signal line are arranged, so that the first reset power signal line and the second reset power signal line can provide different first initialization signals and second initialization signals respectively, initialization of a light-emitting device to be driven and resetting of the voltage of the control end of the driving sub-circuit are better realized, and the poor low-gray-scale display is better improved; by enabling the orthographic projection of the first reset power signal line on the substrate to be positioned between the orthographic projections of the driving sub-circuit, the first reset sub-circuit and the second reset sub-circuit on the substrate in the same row of pixel driving circuits, the first reset power signal line can also shield longitudinal crosstalk between the grid electrode of the driving transistor and the data line under the condition of providing a first initialization signal, namely, the first reset power signal line is used as a shielding layer between the grid electrode of the driving transistor and the data line, so that the longitudinal crosstalk between the grid electrode of the driving transistor and the data line is improved or avoided, and the display effect of the display substrate is further improved; in addition, the arrangement of the first reset power signal wire enables a shielding layer pattern for shielding longitudinal crosstalk between the grid electrode of the driving transistor and the data wire to be unnecessary to be prepared on the display substrate, and therefore, the preparation cost of the display substrate is reduced.
According to the display panel provided by the invention, the display effect of the display panel is improved by adopting the display substrate.
Drawings
FIG. 1a is a schematic diagram of an exemplary display substrate structure;
FIG. 1b is a circuit diagram of a pixel driving circuit in a display substrate according to an embodiment of the present invention;
FIG. 2 is a layout of a pixel driving circuit in a display substrate according to an embodiment of the present invention;
FIG. 3 is a layout of a first conductive layer in an embodiment of the present invention;
FIG. 4 is a layout of a second conductive layer in an embodiment of the present invention;
FIG. 5 is a layout of a third conductive layer in an embodiment of the present invention;
FIG. 6 is a layout of a fourth conductive layer in an embodiment of the present invention;
FIG. 7 is a schematic diagram of an embodiment of an overlay of a second conductive layer and a fourth conductive layer;
FIG. 8 is a layout of a fifth conductive layer in an embodiment of the present invention;
FIG. 9 is a schematic diagram illustrating an overlay of a third conductive layer and a fifth conductive layer according to an embodiment of the invention;
FIG. 10 is a schematic diagram of an embodiment of an overlay of a third conductive layer and a fourth conductive layer;
FIG. 11 is a schematic diagram of a first pattern of a layer being located between at least some of adjacent data lines in an embodiment of the invention;
FIG. 12 is a layout of an intermediate dielectric layer in an embodiment of the present invention;
FIG. 13 is a layout of a first organic insulating layer in the embodiment of the present invention;
fig. 14 is a layout of an inorganic insulating layer in the embodiment of the present invention;
FIG. 15 is a layout of a second organic insulating layer in the embodiment of the present invention;
FIG. 16 is a timing diagram illustrating the operation of the pixel driving circuit shown in FIG. 1 b.
Wherein the reference numerals are:
1. a pixel drive circuit; 100. a pixel unit; 11. a first reset sub-circuit; 12. a driving sub-circuit; 13. a second reset sub-circuit; 14. a data write sub-circuit; 15. a threshold compensation sub-circuit; 16. a storage sub-circuit; 17. a first light emitting control sub-circuit; 18. a second light emission control sub-circuit; 2. a first reset power supply signal line; 3. a second reset power supply signal line; 4. a gate electrode; 41. a first gate trace; 42. a second gate trace; 5. a first conductive layer; 6. a second conductive layer; 7. a data line; 8. a third conductive layer; 9. an active layer; 10. a fourth conductive layer; 20. a fifth conductive layer; 200. a second graphic; 22. scanning the signal lines; 23. a power supply voltage line; 230. a first graphic; 231. a first sublayer; 232. a second sublayer; 24. an intermediate dielectric layer; 25. a first organic insulating layer; 26. an inorganic insulating layer; 27. a second organic insulating layer; 201. a first via hole; 202. a second via hole; 203. and a third via.
Detailed Description
In order to make those skilled in the art better understand the technical solution of the present invention, a display substrate and a display panel of the present invention are described in further detail below with reference to the accompanying drawings and the detailed description.
At present, in a pixel driving circuit of a high frame frequency AMOLED display panel with dual data line driving and dual initialization signal resetting, a gate and a data line of a driving transistor are respectively located on different conductive layers, but longitudinal crosstalk between the gate and the data line is severe, which seriously affects the display effect of the display panel.
In view of the above problem that the longitudinal crosstalk between the gate and the data line of the driving transistor is severe, an embodiment of the present invention provides a display substrate, and referring to fig. 1a, fig. 1b, and fig. 2, the display substrate includes a plurality of pixel units 100 arranged in an array, and each pixel unit 100 includes a pixel driving circuit 1 and a light emitting device D to be driven. Wherein, the display substrate also comprises a substrate; the pixel driving circuit 1 is arranged on the substrate; the pixel driving circuit 1 includes a first reset sub-circuit 11, a driving sub-circuit 12, and a second reset sub-circuit 13; a first reset sub-circuit 11 configured to initialize the light emitting device D to be driven by a first initialization signal vinit1 in response to a first reset control signal reset 1; a driving sub-circuit 12 configured to supply a driving current to the light emitting device D to be driven according to voltages of a first terminal and a control terminal thereof; a second reset sub-circuit 13 configured to reset the voltage of the control terminal of the driving sub-circuit 12 by a second initialization signal vinit2 in response to a second reset control signal reset 2; the orthographic projections of the first reset power supply signal line 2 configured to supply the first initialization signal vinit1 and the second reset power supply signal line 3 configured to supply the second initialization signal vinit2 on the substrate do not overlap each other.
The first reset control signal reset1 and the second reset control signal reset2 may be the same signal or different signals. The Light Emitting device D may be a Micro inorganic Light Emitting Diode, and further may be a current type Light Emitting Diode, such as a Micro Light Emitting Diode (Micro LED) or a Mini Light Emitting Diode (Mini LED), and of course, the Light Emitting device D in the embodiment of the present invention may also be an Organic Light Emitting Diode (OLED). One of the first electrode and the second electrode of the light-emitting device D is an anode, and the other is a cathode; in the embodiment of the present invention, the first electrode of the light emitting device D is taken as an anode, and the second electrode is taken as a cathode.
In the present embodiment, the driving sub-circuit 12 includes a driving transistor T3. The first initialization signal vinit1 and the second initialization signal vinit2 are both direct-current voltage signals; the first initialization signal vinit1 is greater than the second initialization signal vinit2. The first initialization signal vinit1 has higher voltage, and can enable the light-emitting device D to be quickly charged after being reset, so that the enough high brightness of the light-emitting device D can be ensured when the light-emitting device D is lightened after being reset, and the flicker phenomenon of two adjacent frames of pictures can be avoided when the frame frequency is lower. The voltage of the second initialization signal vinit2 is lower, which can make the voltage of the control terminal of the driving sub-circuit 12 lower, thereby ensuring that the driving transistor T3 is in a strong on state, and making preparation for writing of the voltage of the next frame of data, so as to better drive the light emitting device D to emit light.
The first initialization signal and the second initialization signal may be the same dc voltage signal.
In the disclosed technique, a reset power supply signal line that supplies a first initialization signal and a second initialization signal is set to one; in this embodiment, the reset power supply signal lines that supply the first initialization signal and the second initialization signal are respectively set to one, that is, the reset power supply signal line is split into the first reset power supply signal line 2 and the second reset power supply signal line 3. With such an arrangement, the first reset power signal line 2 and the second reset power signal line 3 are convenient to provide different first initialization signals and second initialization signals, so as to better initialize the light emitting device D to be driven and reset the voltage of the control terminal of the driving sub-circuit 12, thereby better improving the poor low gray scale display.
In this embodiment, the number of the pixel driving circuits 1 is plural, and the plurality of pixel driving circuits 1 are arranged in an array; the orthographic projection of the first reset power supply signal line 2 on the substrate is located between the orthographic projections of the driving sub-circuit 12 and the first reset sub-circuit 11 and the second reset sub-circuit 13 on the substrate in the same row of the pixel driving circuit 1.
In the present embodiment, the orthographic projection of the second reset power supply signal line 3 on the substrate is located between the driving sub-circuit 12 of the upper row and the orthographic projection of the first reset sub-circuit 11 and the second reset sub-circuit 13 of the lower row in the pixel driving circuits 1 of the two adjacent rows on the substrate. The arrangement of the first reset power signal line 2 and the second reset power signal line 3 can effectively utilize the space on the display substrate and improve the resolution of the display substrate.
In the disclosed technology, the orthographic projection of a reset power signal line on a substrate is positioned between the orthographic projections of two adjacent rows of pixel driving circuits on the substrate, and no shielding layer is arranged between the grid electrode of a driving transistor and a data line in the driving sub-circuit of different conducting layers in the pixel driving circuit, so that more serious longitudinal crosstalk exists between the grid electrode of the driving transistor and the data line, and the display effect is seriously influenced; in order to avoid the longitudinal crosstalk between the gate electrode of the driving transistor and the data line, the shielding layer pattern is separately prepared between the gate electrode of the driving transistor and the data line in the disclosed technology to reduce or avoid the longitudinal crosstalk between the gate electrode of the driving transistor and the data line. In this embodiment, by positioning the orthographic projection of the first reset power signal line 2 on the substrate between the orthographic projections of the driving sub-circuit 12, the first reset sub-circuit 11 and the second reset sub-circuit 13 on the substrate in the same row of pixel driving circuits 1, the first reset power signal line 2 can also shield the longitudinal crosstalk between the gate 4 of the driving transistor T3 and the data line 7, i.e. serve as a shielding layer between the gate 4 of the driving transistor T3 and the data line 7, thereby improving or avoiding the longitudinal crosstalk between the gate 4 of the driving transistor T3 and the data line 7, and further enhancing the display effect of the display substrate; in addition, the arrangement of the first reset power signal line 2 eliminates the need of separately preparing a shielding layer pattern for shielding the longitudinal crosstalk between the gate 4 of the driving transistor T3 and the data line 7 on the display substrate, thereby reducing the preparation cost of the display substrate.
In the present embodiment, as shown in fig. 3-5, the pixel driving circuit 1 further includes a data writing sub-circuit 14 configured to transmit a data voltage signal Vdata to the first terminal of the driving sub-circuit 12 in response to the scan signal gate; the drive sub-circuit 12 includes a drive transistor T3; the gate electrode 4 of the driving transistor T3 is located on the first conductive layer 5; the first reset power supply signal line 2 and the second reset power supply signal line 3 are located on the second conductive layer 6; the data line 7 is located on the third conductive layer 8 and configured to provide a data voltage signal; the first 5, second 6 and third 8 conductive layers are stacked sequentially away from the substrate. With such an arrangement, the first reset power signal line 2 is disposed between the gate 4 of the driving transistor T3 and the data line 7 in the longitudinal direction away from the substrate, so as to well shield the longitudinal crosstalk between the gate 4 of the driving transistor T3 and the data line 7, thereby improving the display effect of the display substrate.
The first conductive layer 5, the second conductive layer 6 and the third conductive layer 8 are made of metal conductive materials, such as molybdenum, aluminum and the like.
In the present embodiment, as shown in fig. 6 and 7, the active layer 9 of the driving transistor T3 is located on the fourth conductive layer 10; the fourth conducting layer 10 is positioned on one side of the first conducting layer 5 close to the substrate; the gate 4 of the driving transistor T3 is further routed to the fourth conductive layer 10 and forms a first gate routing 41; the first gate trace 41 and the fourth conductive layer 10 are made of the same material; the orthographic projection of the first reset power supply signal line 2 on the substrate at least partially covers the first gate wiring 41. With such an arrangement, the first reset power signal line 2 is disposed between the first gate trace 41 of the driving transistor T3 and the data line 7 in the longitudinal direction away from the substrate, so as to well shield the longitudinal crosstalk between the gate 4 of the driving transistor T3 and the data line 7, thereby improving the display effect of the display substrate.
The fourth conductive layer 10 is made of low-temperature polysilicon. It should be noted that the fourth conductive layer 10 may also be made of an amorphous silicon material or an oxide semiconductor material, such as IGZO, znO, cdO, and TiO 2 And the like.
In this embodiment, as shown in fig. 8 and 9, the display substrate further includes a fifth conductive layer 20 located on a side of the second conductive layer 6 away from the first conductive layer 5 and located on a side of the third conductive layer 8 close to the second conductive layer 6; the gate 4 of the driving transistor T3 is further routed to the fifth conductive layer 20 and forms a second gate routing 42; the second gate trace 42 and the fifth conductive layer 20 are made of the same material; the third conductive layer 8 further includes a first pattern 230, the first pattern 230 being connected to a power supply voltage line 23; the orthographic projection of the first pattern 230 on the substrate at least partially covers the second gate trace 42. So configured, the first pattern 230 and the data line 7 are located on the same conductive layer, i.e. the third conductive layer 8; the first graph 230 is located on the side, far from the substrate, of the second gate trace 42 of the driving transistor T3 in the longitudinal direction far from the substrate, the first voltage ELVDD signal provided on the power voltage line 23 is loaded on the first graph 230, and the orthographic projection of the first graph 230 on the substrate, which covers the portion of the second gate trace 42, can well shield the longitudinal crosstalk between the gate 4 and the data line 7 of the driving transistor T3, so that the display effect of the display substrate is improved.
The fifth conductive layer 20 is made of a conductive metal material.
In this embodiment, as shown in fig. 10, an orthographic projection of the first pattern 230 on the substrate at least partially covers the first gate trace 41. So configured, the first pattern 230 and the data line 7 are located on the same conductive layer, i.e. the third conductive layer 8; the first gate trace 41 is located on the fourth conductive layer 10; the first graph 230 is located on the side, far away from the substrate, of the first gate trace 41 of the driving transistor T3 in the longitudinal direction far away from the substrate, and the orthographic projection of the first graph 230 on the substrate, which covers the first gate trace 41, can well shield the longitudinal crosstalk between the gate 4 of the driving transistor T3 and the data line 7, so that the display effect of the display substrate is improved.
In this embodiment, as shown in fig. 11, the number of the data lines 7 is multiple, and the data lines 7 are parallel to each other; the first pattern 230 is positioned between at least a portion of the adjacent data lines 7. The first pattern 230 and the data Line 7 are located on the same conductive layer, i.e., the third conductive layer 8, and the first pattern 230 is located between the adjacent data lines 7, so that parasitic capacitance between the adjacent data lines 7 can be shielded, H Line crosstalk (i.e., H-Line crosstalk) can be reduced, and the display effect of the display substrate can be improved.
In addition, as shown in fig. 12, a layout of the intermediate dielectric layer 24 between the second conductive layer 6 and the fifth conductive layer 20 is shown, in which a pattern of a first via 201 is included, and the first via 201 may be used to connect the fifth conductive layer 20 and the conductive structures in the second conductive layer 6, the first conductive layer 5, and the fourth conductive layer 10. As shown in fig. 13 and 14, the layout of the first organic insulating layer 25 and the inorganic insulating layer 26 between the fifth conductive layer 20 and the third conductive layer 8 is shown, and the drawing includes a pattern of the second via 202, and the second via 202 may be used to connect the third conductive layer 8 with the conductive structures in the fifth conductive layer 20, the second conductive layer 6, the first conductive layer 5, and the fourth conductive layer 10. As shown in fig. 15, the layout of the second organic insulating layer 27 on the side of the third conductive layer 8 away from the substrate includes a pattern of a third via 203, and the third via 203 may be used to connect the third conductive layer 8 and the first electrode of the light emitting device D.
In this embodiment, as shown in fig. 1b and fig. 2, the pixel driving circuit 1 further includes a threshold compensation sub-circuit 15 and a storage sub-circuit 16; a threshold compensation sub-circuit 15 configured to compensate for a threshold voltage of the driving sub-circuit 12 in response to the scan signal gate; a storage sub-circuit 16 configured to store the data voltage signal Vdata; a scanning signal line 22, located on the first conductive layer 5, configured to provide a scanning signal gate; the scanning signal line 22 and the first and second reset power supply signal lines 2 and 3 are parallel to each other.
The scanning signal supplied to the threshold compensation sub-circuit 15 and the scanning signal supplied to the data writing sub-circuit 14 may be the same signal or different signals; that is, the scanning signals can be supplied to the threshold value compensation sub-circuit 15 and the data writing sub-circuit 14 in one row of the pixel driving circuit 1 through the same scanning signal line 22, respectively; the threshold compensation sub-circuit 15 and the data writing sub-circuit 14 in one row of the pixel driving circuit 1 may be supplied with scanning signals through different scanning signal lines 22, respectively.
In the present embodiment, the number of the scanning signal lines 22 is plural; the orthographic projections of the partial scanning signal lines 22 on the substrate are located between the orthographic projections of the first reset power signal lines 2 and the second reset power signal lines 3 on the substrate in one-to-one correspondence; the orthographic projections of partial scanning signal lines 22 on the substrate are correspondingly positioned between the orthographic projections of two adjacent rows of pixel driving circuits 1 on the substrate; the orthographic projections of the partial scanning signal lines 22 on the substrate are located between the orthographic projections of the driver sub-circuits 12 and the first reset power supply signal lines 2 on the substrate in the same row of the pixel drive circuits 1 in one-to-one correspondence. By the arrangement, the space on the display substrate can be effectively utilized, and the resolution of the display substrate is improved.
In this embodiment, in a row of pixel driving circuits 1, odd pixel driving circuits 1 are connected to a data line 7; the even number of pixel driving circuits 1 are connected with another data line 7; the data lines 7 extend in the column direction of the pixel drive circuit 1; the orthographic projections of the two data lines 7 connected with one column of the pixel driving circuits 1 on the substrate are respectively positioned at two sides of the orthographic projection of the column of the pixel driving circuits 1 on the substrate. That is, the pixel driving circuit 1 in one column is driven by the two data lines 7, so that the display defect of low gray scale can be improved when the display substrate is used for displaying at high frame rate. In addition, the arrangement of the double data lines 7 is also beneficial to improving the resolution of the display substrate.
In the present embodiment, as shown in fig. 1b and fig. 2, the pixel driving circuit 1 further includes a first emission control sub-circuit 17 and a second emission control sub-circuit 18; the first emission control sub-circuit 17 is configured to control whether the first voltage ELVDD can be written to the first terminal of the drive sub-circuit 12 in response to the first emission control signal EM 1; a second emission control sub-circuit 18 configured to turn on or off a connection between the driving sub-circuit 12 and the light emitting device D to be driven in response to a second emission control signal EM 2; the power voltage line 23 extends in the column direction of the pixel driving circuit 1, and is configured to supply the first voltage ELVDD; the orthographic projection of the power supply voltage line 23 on the substrate is positioned between the orthographic projections of the two adjacent data lines 7 between the two adjacent columns of the pixel driving circuits 1 on the substrate. The arrangement of the supply voltage lines 23 is advantageous for improving the resolution of the display substrate.
The first emission control signal EM1 and the second emission control signal EM2 may be the same signal or different signals.
In the present embodiment, as shown in fig. 5 and 8, the power supply voltage line 23 includes a first sublayer 231 located in the third conductive layer 8 and a second sublayer 232 located in the fifth conductive layer 20; the orthographic projections of the first sublayer 231 and the second sublayer 232 on the substrate overlap; the first sublayer 231 and the second sublayer 232 are connected. So set up, the cross sectional area of the perpendicular to basement that can increase supply voltage line 23 to reduce supply voltage line 23's the line resistance of walking, and then reduce the signal attenuation on supply voltage line 23, promote display substrate's display effect.
The fifth conductive layer 20 further includes a second pattern 200 connected to the second sub-layer 232 and extending from the second sub-layer 232, and the second pattern 200 is connected to the first pattern 230 in the third conductive layer 8 through a second via 202 formed in the first organic insulating layer 25 and the inorganic insulating layer 26, so as to connect the first pattern 230 to the power supply voltage line 23.
In this embodiment, as shown in fig. 1b, the second reset sub-circuit 13 is connected to the control terminal of the driving sub-circuit 12, and is configured to reset the voltage of the control terminal of the driving sub-circuit 12 under the control of the second reset control signal. The threshold compensation sub-circuit 15 is electrically connected to the control terminal and the second terminal of the driving sub-circuit 12, respectively, and is configured to perform threshold compensation on the driving sub-circuit 12. The data write sub-circuit 14 is electrically connected to a first terminal of the drive sub-circuit 12 and is configured to write a data voltage signal to the storage sub-circuit 16 under control of a scan signal. The storage sub-circuits 16 are electrically connected to the control terminals of the driving sub-circuits 12 and the power supply voltage lines 23, respectively, and are configured to store data voltage signals. The first light-emitting control sub-circuit 17 is connected to the power voltage line 23 and the first end of the driving sub-circuit 12, respectively, and is configured to make or break a connection between the driving sub-circuit 12 and the power voltage line 23, and the second light-emitting control sub-circuit 18 is electrically connected to the second end of the driving sub-circuit 12 and the first electrode of the light-emitting device D, respectively, and is configured to make or break a connection between the driving sub-circuit 12 and the light-emitting device D. The first reset sub-circuit 11 is electrically connected to the first electrode of the light emitting device D, and is configured to reset the control terminal of the driving sub-circuit 12 and the first electrode of the light emitting device D under the control of a first reset control signal.
In this embodiment, as shown in fig. 1b, the second reset sub-circuit 13 includes a first transistor T1, the threshold compensation sub-circuit 15 includes a second transistor T2, the driving sub-circuit 12 includes a driving transistor T3, the control terminal of the driving sub-circuit 12 includes the control electrode of the driving transistor T3, the first terminal of the driving sub-circuit 12 includes the first electrode of the driving transistor T3, and the second terminal of the driving sub-circuit 12 includes the second electrode of the driving transistor T3. The data writing sub-circuit 14 includes a fourth transistor T4, the storage sub-circuit 16 includes a storage capacitor C1, the first emission control sub-circuit 17 includes a fifth transistor T5, the second emission control sub-circuit 18 includes a sixth transistor T6, and the first reset sub-circuit 11 includes a seventh transistor T7.
It should be noted that, according to the characteristics of the transistors, the transistors may be divided into N-type transistors and P-type transistors, and for the sake of clarity, the embodiments of the present disclosure illustrate the technical solutions of the present disclosure in detail by taking the transistors as N-type transistors (e.g., N-type MOS transistors) as examples, that is, in the description of the present disclosure, the driving transistor T3, the fourth transistor T4, the second transistor T2, the fifth transistor T5, the sixth transistor T6, the first transistor T1, the seventh transistor T7, and the like may all be N-type transistors. However, the transistors of the embodiments of the present disclosure are not limited to N-type transistors, and one skilled in the art may also implement the functions of one or more transistors of the embodiments of the present disclosure by using P-type transistors (e.g., P-type MOS transistors) according to actual needs.
In addition, the transistors used in the embodiments of the present disclosure may be thin film transistors or field effect transistors or other switching devices with the same characteristics, and the thin film transistors may include oxide semiconductor thin film transistors, amorphous silicon thin film transistors or polysilicon thin film transistors, and the like. Each transistor comprises a first pole, a second pole and a control pole; the control electrode is used as a grid electrode of the transistor, one of the first electrode and the second electrode is used as a source electrode of the transistor, and the other one is used as a drain electrode of the transistor; the source and drain of the transistor may be symmetrical in structure, so that there may be no difference in physical structure. In the embodiments of the present disclosure, in order to distinguish transistors, in addition to a gate serving as a control electrode, a first electrode is directly described as a source, and a second electrode is a drain, so that the source and the drain of all or part of the transistors in the embodiments of the present disclosure may be interchanged as necessary.
As shown in fig. 1b, the drain of the fourth transistor T4 is electrically connected to the source of the driving transistor T3, the source of the fourth transistor T4 is configured to be electrically connected to the data line 7 to receive the data voltage signal Vdata, and the gate of the fourth transistor T4 is configured to be electrically connected to the scan signal line 22 to receive the scan signal; the second plate of the storage capacitor C1 is electrically connected to the power voltage line 23, and the first plate of the storage capacitor C1 is electrically connected to the gate of the driving transistor T3; the source of the second transistor T2 is electrically connected to the gate of the driving transistor T3, the drain of the second transistor T2 is electrically connected to the drain of the driving transistor T3, and the gate of the second transistor T2 is configured to be electrically connected to the scan signal line 22 to receive the compensation control signal; a source of the first transistor T1 is configured to be electrically connected to the second reset power signal line 3 to receive the second initialization signal, a drain of the first transistor T1 is electrically connected to a gate of the driving transistor T3, and a gate of the first transistor T1 is configured to be electrically connected to the second reset control signal line to receive the second reset control signal; a drain of the seventh transistor T7 is configured to be electrically connected to the first reset power supply signal line 2 to receive the first initialization signal, a source of the seventh transistor T7 is electrically connected to the first electrode of the light emitting device D, and a gate of the seventh transistor T7 is configured to be electrically connected to the first reset control signal line to receive the first reset control signal; a source of the fifth transistor T5 is electrically connected to the power voltage line 23, a drain of the fifth transistor T5 is electrically connected to the source of the driving transistor T3, and a gate of the fifth transistor T5 is configured to be electrically connected to the first light emission control signal line to receive the first light emission control signal; a source of the sixth transistor T6 is electrically connected to the drain of the driving transistor T3, a drain of the sixth transistor T6 is electrically connected to the first electrode of the light emitting device D, and a gate of the sixth transistor T6 is configured to be electrically connected to the second light emission control signal line to receive the second light emission control signal; the second electrode of the light emitting device D is connected to the second voltage ELVSS.
One of the first voltage ELVDD and the second voltage ELVSS is a high voltage, and the other is a low voltage. For example, the first voltage ELVDD is a constant positive voltage; the second voltage ELVSS is a constant negative voltage. In some examples, the second voltage ELVSS may also be a ground voltage.
In this embodiment, the pixel driving circuit 1 is a 7T1C (i.e., seven transistors and one capacitor) circuit, and the pixel driving circuit 1 may also have a circuit structure with other numbers of transistors and capacitors, such as a 7T2C circuit, a 6T1C circuit, a 6T2C circuit, or a 9T2C circuit, which is not limited in this disclosure.
As shown in fig. 16, the driving method of the pixel driving circuit may include the following stages:
reset phase (t 1): the first reset control signal and the second reset control signal reset are low level signals, and the scan signal gate, the first emission control signal and the second emission control signal EM are high level signals; the first transistor T1 and the seventh transistor T7 are turned on and the second initialization signal is written to the gate of the driving transistor T3 in preparation for writing the data voltage signal for the next frame. The anode of the light emitting device D is written with the first initialization signal (vinit 1 is not more than VSS) through the seventh transistor T7, so that the light emitting device D is no longer in the forward conduction state, and the internal electric field formed by the directional movement of the impurity ions in the light emitting device D gradually disappears, thereby recovering the characteristics of the light emitting device D.
Data write and threshold compensation phase (t 2): the scanning signal gate is a low level signal, and the first reset control signal and the second reset control signal reset, and the first light-emitting control signal and the second light-emitting control signal EM are all high level signals; the fourth transistor T4 and the second transistor T2 are turned on. The driving transistor T3 is connected to a diode structure by the second transistor T2, and the data voltage signal Vdata written on the data line is written to the gate of the driving transistor T3 through the fourth transistor T4 and the second transistor T2 until the driving transistor T3 is turned off. The gate voltage of the driving transistor T3 is Vdata + Vth (Vth <0, vth being the threshold voltage of the driving transistor T3), and is stored in the storage capacitor. The voltages of the first polar plate and the second polar plate of the storage capacitor are Vdata + Vth and Vd respectively.
Luminescent phase (t 3): the first and second emission control signals EM and EM are both low level signals, the scan signal gate, the first and second reset control signals reset and reset are both high level signals, the fifth and sixth transistors T5 and T6 are both turned on, the source of the driving transistor T3 is connected to the first voltage ELVDD, and the source voltage of the driving transistor T3 is instantaneously changed from Vdata in the previous stage to Vdd. The light emitting device D emits light under the driving of the driving transistor T3, at this time, the driving transistor T3 operates in a saturation region, the gate voltage of the driving transistor T3 is Vdata + Vth, the source voltage of the driving transistor T3 is Vdd, and therefore, the gate-source voltage of the driving transistor T3 is: vgs = (Vdata + Vth) -Vdd until the reset phase of the next frame.
The light emitting current of the light emitting device D is equal to the current flowing through the driving transistor T3, and its expression is as follows:
ID＝β(Vgs-Vth) 2
＝β(Vdata+Vth-dd-Vth) 2
＝β(Vdata-Vdd) 2 (1)
wherein the content of the first and second substances,
μ n is the electron mobility, C, of the drive transistor T3 ox Is an insulation capacitance per unit area,
is the width-to-length ratio of the driving transistor T3.
According to the display substrate provided by the embodiment of the disclosure, the first reset power signal line and the second reset power signal line are arranged, so that the first reset power signal line and the second reset power signal line can respectively provide different first initialization signals and second initialization signals, initialization of a light emitting device to be driven and resetting of voltage of a control end of a driving sub-circuit are better realized, and poor low-gray-scale display is better improved; by enabling the orthographic projection of the first reset power signal line on the substrate to be positioned between the orthographic projections of the driving sub-circuit and the first reset sub-circuit in the same row of pixel driving circuits and the orthographic projection of the second reset sub-circuit on the substrate, the first reset power signal line can also shield longitudinal crosstalk between the grid electrode of the driving transistor and the data line under the condition of providing a first initialization signal, namely, the first reset power signal line is used as a shielding layer between the grid electrode of the driving transistor and the data line, so that the longitudinal crosstalk between the grid electrode of the driving transistor and the data line is improved or avoided, and the display effect of the display substrate is further improved; in addition, the arrangement of the first reset power signal wire enables a shielding layer pattern for shielding longitudinal crosstalk between the grid electrode of the driving transistor and the data wire to be unnecessary to be prepared on the display substrate, and therefore, the preparation cost of the display substrate is reduced.
The embodiment of the invention also provides a display panel which comprises the display substrate in the embodiment.
By adopting the display substrate in the embodiment, the display effect of the display panel is improved.
The display panel provided by the invention can be any product or component with a display function, such as an OLED panel, an OLED television, a Mini LED panel, a Mini LED television, a Micro LED panel, a Micro LED television, a display, a mobile phone, a navigator and the like.
It will be understood that the above embodiments are merely exemplary embodiments taken to illustrate the principles of the present invention, which is not limited thereto. It will be apparent to those skilled in the art that various modifications and improvements can be made without departing from the spirit and substance of the invention, and these modifications and improvements are also considered to be within the scope of the invention.
Claims (12)
1. A display substrate, comprising: a substrate; a pixel driving circuit disposed on the substrate;
the pixel driving circuit comprises a first reset sub-circuit, a driving sub-circuit and a second reset sub-circuit;
the first reset sub-circuit is configured to initialize a light emitting device to be driven by a first initialization signal in response to a first reset control signal;
the driving sub-circuit is configured to provide a driving current for the light-emitting device to be driven according to the voltages of the first terminal and the control terminal of the driving sub-circuit;
the second reset sub-circuit is configured to respond to a second reset control signal and reset the voltage of the control end of the driving sub-circuit through a second initialization signal;
characterized in that orthographic projections of a first reset power supply signal line configured to supply the first initialization signal and a second reset power supply signal line configured to supply the second initialization signal on the substrate do not overlap each other;
the pixel driving circuits are arranged in an array;
an orthographic projection of the first reset power supply signal line on the substrate is positioned between orthographic projections of the driving sub-circuit and the first reset sub-circuit and the second reset sub-circuit on the substrate in the pixel driving circuit;
the pixel driving circuit further includes a data writing sub-circuit configured to transmit a data voltage signal to a first terminal of the driving sub-circuit in response to a scan signal;
the driving sub-circuit comprises a driving transistor;
the grid electrode of the driving transistor is positioned on the first conductive layer; the first reset power supply signal line and the second reset power supply signal line are located in a second conductive layer; the data line is positioned on the third conductive layer and is configured to provide the data voltage signal;
the first conducting layer, the second conducting layer and the third conducting layer are sequentially far away from the substrate to be superposed.
2. The display substrate according to claim 1, wherein the active layer of the driving transistor is located in a fourth conductive layer; the fourth conducting layer is positioned on one side, close to the substrate, of the first conducting layer;
the grid electrode of the driving transistor is also wired to the fourth conducting layer to form a first grid electrode wire; the first grid routing and the fourth conducting layer are made of the same material;
an orthographic projection of the first reset power supply signal line on the substrate at least partially covers the first gate wire.
3. The display substrate according to claim 2, further comprising a fifth conductive layer on a side of the second conductive layer facing away from the first conductive layer and on a side of the third conductive layer adjacent to the second conductive layer;
the grid electrode of the driving transistor is also wired to the fifth conducting layer to form a second grid electrode wire; the second gate wire and the fifth conductive layer are made of the same material;
the third conducting layer further comprises a first pattern, and the first pattern is connected with a power supply voltage line;
the orthographic projection of the first graph on the substrate at least partially covers the second grid routing.
4. The display substrate of claim 3, wherein an orthographic projection of the first graphic on the base at least partially covers the first gate trace.
5. The display substrate according to claim 4, wherein the number of the data lines is plural, and the plural data lines are parallel to each other;
the first pattern is located between at least part of the adjacent data lines.
6. The display substrate of claim 1, wherein the first initialization signal and the second initialization signal are both direct current voltage signals;
the first initialization signal is greater than the second initialization signal.
7. The display substrate of claim 5, wherein the pixel driving circuit further comprises a threshold compensation sub-circuit and a storage sub-circuit;
the threshold compensation sub-circuit configured to compensate for a threshold voltage of the driving sub-circuit in response to the scan signal;
the storage sub-circuit configured to store the data voltage signal;
a scanning signal line is positioned on the first conducting layer and is configured to provide the scanning signal; the scan signal line is parallel to the first reset power signal line and the second reset power signal line.
8. The display substrate according to claim 7, wherein the number of the scanning signal lines is plural;
the orthographic projections of partial scanning signal lines on the substrate are positioned between the orthographic projections of the first reset power signal lines and the second reset power signal lines on the substrate in a one-to-one correspondence;
partial orthographic projections of the scanning signal lines on the substrate are positioned between the orthographic projections of two adjacent rows of the pixel driving circuits on the substrate in a one-to-one correspondence mode;
the orthographic projections of part of the scanning signal lines on the substrate are positioned between the orthographic projections of the driving sub-circuits and the first reset power supply signal lines on the substrate in the same row of the pixel driving circuits in a one-to-one correspondence.
9. The display substrate according to claim 8, wherein in one column of the pixel driving circuits, an odd number of the pixel driving circuits are connected to one of the data lines; an even number of the pixel driving circuits are connected to another one of the data lines;
the data lines extend in a column direction of the pixel driving circuits;
the orthographic projections of the two data lines connected with a column of the pixel driving circuits on the substrate are respectively positioned at two sides of the orthographic projection of the column of the pixel driving circuits on the substrate.
10. The display substrate of claim 9, wherein the pixel driving circuit further comprises a first emission control sub-circuit and a second emission control sub-circuit;
the first light emission control sub-circuit configured to control whether a first voltage can be written to a first terminal of the driving sub-circuit in response to a first light emission control signal;
the second light emission control sub-circuit configured to turn on or off a connection between the driving sub-circuit and the light emitting device to be driven in response to a second light emission control signal;
the power supply voltage line extends in a column direction of the pixel driving circuit, and is configured to supply the first voltage;
the orthographic projection of the power supply voltage line on the substrate is positioned between the orthographic projections of two adjacent data lines between two adjacent columns of the pixel driving circuits on the substrate.
11. The display substrate according to claim 10, wherein the power voltage line comprises a first sublayer located in the third conductive layer and a second sublayer located in the fifth conductive layer;
orthographic projections of the first sublayer and the second sublayer on the substrate overlap;
the first sublayer and the second sublayer are connected.
12. A display panel comprising the display substrate of any one of claims 1-11.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110890357.1A CN113611247B (en) | 2021-08-04 | 2021-08-04 | Display substrate and display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110890357.1A CN113611247B (en) | 2021-08-04 | 2021-08-04 | Display substrate and display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113611247A CN113611247A (en) | 2021-11-05 |
| CN113611247B true CN113611247B (en) | 2022-12-02 |
Family
ID=78306742
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110890357.1A Active CN113611247B (en) | 2021-08-04 | 2021-08-04 | Display substrate and display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113611247B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117581292A (en) * | 2022-04-19 | 2024-02-20 | 京东方科技集团股份有限公司 | Pixel circuit, driving method thereof, display substrate and display device |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103927976B (en) * | 2013-12-31 | 2017-01-04 | 上海天马微电子有限公司 | Organic light emitting diode pixel-driving circuit and organic light emitting diode display |
| KR101640192B1 (en) * | 2014-08-05 | 2016-07-18 | 삼성디스플레이 주식회사 | Display apparatus |
| CN106023900A (en) * | 2016-08-01 | 2016-10-12 | 上海天马有机发光显示技术有限公司 | Organic light-emitting display panel and driving method thereof |
| CN111403465B (en) * | 2020-03-30 | 2022-10-21 | 昆山国显光电有限公司 | Array substrate, display panel and display device |
| CN111489698A (en) * | 2020-04-24 | 2020-08-04 | 京东方科技集团股份有限公司 | Display substrate and display device |
| CN111508978B (en) * | 2020-05-09 | 2024-03-08 | 京东方科技集团股份有限公司 | Display panel, manufacturing method thereof and display device |
| CN111613658B (en) * | 2020-06-02 | 2023-07-14 | 京东方科技集团股份有限公司 | Display substrate and display device |
| CN111681549B (en) * | 2020-06-16 | 2022-03-18 | 昆山国显光电有限公司 | Array substrate and display panel |
| CN111710239B (en) * | 2020-06-17 | 2022-05-17 | 昆山国显光电有限公司 | Display panel, driving method of display panel and display device |
| CN112435629B (en) * | 2020-11-24 | 2023-04-18 | 京东方科技集团股份有限公司 | Display substrate and display device |
| CN112436042A (en) * | 2020-11-25 | 2021-03-02 | 京东方科技集团股份有限公司 | Display substrate and display device |
-
2021
- 2021-08-04 CN CN202110890357.1A patent/CN113611247B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN113611247A (en) | 2021-11-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112967682B (en) | Display panel and display device | |
| CN110610684B (en) | Organic electroluminescent display panel and display device | |
| CN111951729B (en) | Array substrate, display panel and display device | |
| US20230097504A1 (en) | Display substrate and display device | |
| CN114122101A (en) | Display panel and display device | |
| US10930725B2 (en) | Organic light emitting diode display device | |
| CN113224123A (en) | Display panel and display device | |
| CN113035133A (en) | Pixel driving circuit, driving method of pixel driving circuit and display panel | |
| WO2021227623A9 (en) | Pixel unit, display substrate, and display device | |
| CN114550653A (en) | Pixel driving circuit and display device | |
| CN114495835A (en) | Pixel driving circuit, driving method thereof, display panel and display device | |
| CN113611247B (en) | Display substrate and display panel | |
| CN115735244A (en) | Pixel circuit, driving method, display substrate, driving method and display device | |
| CN211629115U (en) | Pixel unit, display substrate and display device | |
| KR100515306B1 (en) | Electroluminescent display panel | |
| CN115244606A (en) | Display panel and display device | |
| CN110164380B (en) | Pixel compensation circuit and OLED display device | |
| KR20190083694A (en) | Vertical stack transistor, display device comprising the same, and manufacturing method threreof | |
| CN213277407U (en) | Double-layer pixel compensation circuit | |
| EP4141858A1 (en) | Display panel and display apparatus | |
| WO2022110179A1 (en) | Pixel drive circuit and drive method therefor, and display panel | |
| CN113160750A (en) | Display substrate, driving method thereof and display device | |
| CN115691423A (en) | Pixel driving circuit and display panel | |
| CN114616668A (en) | Display substrate, manufacturing method thereof and display device | |
| CN114333699B (en) | Pixel driving circuit and display substrate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |