CN112859455A - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN112859455A CN112859455A CN202110236510.9A CN202110236510A CN112859455A CN 112859455 A CN112859455 A CN 112859455A CN 202110236510 A CN202110236510 A CN 202110236510A CN 112859455 A CN112859455 A CN 112859455A
- Authority
- CN
- China
- Prior art keywords
- substrate
- common electrode
- area
- region
- display panel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1339—Gaskets; Spacers; Sealing of cells
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13454—Drivers integrated on the active matrix substrate
Abstract
The application provides a display panel and display device, display panel includes first base plate, second base plate and sealing glue, first base plate includes that the edge walks the line district, the edge is walked the line district and is set up in walking the line, the second base plate includes the public electrode layer that sets up towards first base plate, the public electrode layer includes public electrode area and is walked the insulating region in line district corresponding to the edge, the public electrode layer is provided with the public electrode, the public electrode is including setting up in the first public electrode of public electrode area, the insulating region is provided with and keeps the insulating structure of electrical insulation with first public electrode, sealing glue is walked the line district and is set up corresponding to the edge. The application can effectively prevent the first substrate and the second substrate from being short-circuited through the sealing adhesive, and is favorable for improving the yield and the reliability of the display panel.
Description
Technical Field
The application relates to the technical field of display, in particular to a display panel and a display device.
Background
With the continuous development of display technology, high resolution and high resolution display panels have become a major trend. The increasing resolution and resolution also lead to the complication of the driving circuit, and the space occupied by the wiring area of the driving circuit provided at the edge of the display panel is also increasing. For the purpose of optimizing the spatial layout of each element in the display panel, the sealing glue for connecting the two opposite substrates of the display panel is arranged on the wiring area of the driving circuit. However, some foreign matters inevitably exist on the surface of the sealing adhesive, and the foreign matters penetrate the sealing adhesive under the pressure action of the upper substrate and the lower substrate in the sealing process of the display panel to cause short circuit of the upper substrate and the lower substrate, which is mainly characterized in that the common electrode of the upper substrate is in short circuit connection with the driving wiring of the lower substrate, so that the polarizer of the upper substrate is burned, and the function of the display panel fails.
Therefore, the conventional display panel has the problem that the foreign matters in the sealing glue cause the short circuit of the wiring at the edges of the common electrode of the upper substrate and the lower substrate.
Disclosure of Invention
The application provides a display panel and display device for solve the problem that the public electrode of the upper base plate in the display panel and the edge of the lower base plate are wired and are short-circuited through sealing glue.
The application provides a display panel, it includes:
the first substrate comprises an edge routing area, and edge routing is arranged in the edge routing area;
the second substrate is arranged opposite to the first substrate and comprises a common electrode layer arranged towards the first substrate, the common electrode layer comprises a common electrode area and an insulating area corresponding to the edge wiring area, the common electrode layer is provided with a common electrode, the common electrode comprises a first common electrode arranged in the common electrode area, and the insulating area is provided with an insulating structure electrically insulated from the first common electrode;
and the sealing glue is arranged between the first substrate and the second substrate and used for connecting the first substrate and the second substrate, and the sealing glue is arranged corresponding to the edge wiring area and the insulating area.
According to an embodiment of the present application, the insulation structure includes an open pore structure in which the common electrode is disposed corresponding to the insulation region.
According to an embodiment of the present application, the common electrode further includes a second common electrode disposed in the insulation region, the insulation structure includes an insulation gap disposed between the first common electrode and the second common electrode, and the first common electrode and the second common electrode are electrically insulated by the insulation gap.
According to an embodiment of the present application, the insulation structure includes a first insulation layer filled in the insulation gap.
According to an embodiment of the present application, the insulating structure includes a second insulating layer disposed within the opening structure.
According to an embodiment of the present application, the first substrate includes a first substrate base plate, a thin film transistor array layer disposed on the first substrate base plate, and a pixel electrode layer disposed on the thin film transistor array layer;
the second substrate comprises a second substrate base plate, a color filter layer arranged on the second substrate base plate and a polarizer layer arranged on the color filter layer, and the common electrode layer is arranged on the polarizer layer.
According to an embodiment of the present application, the first substrate includes a first substrate, a thin film transistor array layer disposed on the first substrate, a color filter layer disposed on the thin film transistor array layer, and a pixel electrode layer disposed on the color filter layer;
the second substrate comprises a second substrate base plate and a polarizer layer arranged on the second substrate base plate, and the common electrode layer is arranged on the polarizer layer.
According to an embodiment of the present application, the first substrate includes a display area and a non-display area disposed around the display area, and the edge routing area is located in the non-display area.
According to an embodiment of the present application, the edge routing region includes at least one of a bus region and a driving circuit region disposed at an edge of the first substrate.
The present application also provides a display device including the display panel as described above.
The beneficial effect of this application is: the utility model provides a display panel includes first base plate, second base plate and sealing glue, is provided with the edge on the first base plate and walks the line district, is provided with public electrode layer on the second base plate, public electrode layer include public electrode region and with the relative insulating region in edge walking line district, the insulating region with public electrode region keeps the electrical property insulating, the sealing glue corresponds the edge walk the line district with the insulating region sets up, connects the sealing glue through setting up the insulating region on the second base plate, and then connects first base plate, effectively stops first base plate and second base plate and passes through the sealing glue short circuit, has promoted display panel's yield and reliability.
Drawings
The technical solution and other advantages of the present application will become apparent from the detailed description of the embodiments of the present application with reference to the accompanying drawings.
Fig. 1 is a schematic structural diagram of a display panel provided in an embodiment of the present application;
fig. 2 is a schematic plan view of a first substrate provided in an embodiment of the present application;
fig. 3 is a schematic view of a first planar structure of a second substrate according to an embodiment of the present disclosure;
fig. 4 is a schematic structural diagram of a display panel including the second substrate shown in fig. 3 according to an embodiment of the disclosure;
fig. 5 is a schematic diagram of a second planar structure of a second substrate according to an embodiment of the present disclosure;
fig. 6 is a schematic structural diagram of a display panel including the second substrate shown in fig. 5 according to an embodiment of the disclosure;
fig. 7 is a schematic plan view of a second substrate provided in this embodiment of the present application;
fig. 8 is a schematic structural diagram of a display panel including the second substrate shown in fig. 7 according to an embodiment of the present disclosure;
fig. 9 is a schematic structural diagram of a first implementation of a display panel provided in an embodiment of the present application;
fig. 10 is a schematic structural diagram of a second implementation of a display panel provided in an example of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The embodiment of the application provides a display panel and display device, display panel includes first base plate, second base plate and sealing glue, be provided with marginal wiring district on the first base plate, be provided with public electrode layer on the second base plate, public electrode layer include public electrode district and with the relative insulating region in marginal wiring district, the insulating region with public electrode district keeps the electrical property insulating, sealing glue corresponds marginal wiring district with the insulating region sets up. The sealing glue is connected through setting up the insulating region on the second base plate, and then connects first base plate, can prevent effectively that first base plate and second base plate from passing through the sealing glue short circuit, is favorable to promoting display panel's yield and display quality.
Referring to fig. 1, fig. 1 is a schematic structural diagram of a display panel according to an embodiment of the present disclosure. The display panel comprises a first substrate 10 and a second substrate 20 opposite to the first substrate 10, the first substrate 10 is connected with the second substrate 20 through a sealing adhesive 32, the first substrate 10, the second substrate 20 and the sealing adhesive 32 enclose a box-shaped gap, and liquid crystals 33 are filled in the box-shaped gap.
Referring to fig. 1 and fig. 2, fig. 2 is a schematic plan view illustrating a first substrate 10 according to an embodiment of the present disclosure, in which the first substrate has a display area AA and a non-display area NA, and the non-display area NA may surround the display area AA; the display area AA corresponds to an area of the display panel that performs a display function, and the non-display area NA corresponds to an area of the display panel that does not have a display function, such as a frame area.
The first substrate 10 further includes an edge routing area S, the edge routing area S is disposed in the non-display area NA, a routing line connected to the display area AA is disposed in the edge routing area S, and the routing line is used for providing a driving or control signal for the display area AA.
The edge routing area S includes at least one of a bus area 10b and a driving circuit area 10c disposed near an edge of the first substrate 10. A control bus, such as a clock signal line, is arranged in the bus area 10 b; a gate driving circuit, such as a goa (gate On array) circuit, is disposed in the driving circuit region 10 c; the control bus is electrically connected to the gate driving circuit and used for providing a control signal for the gate driving circuit.
Optionally, the bus area 10b and the driving circuit area 10c are disposed on two opposite sides of the first substrate 10, and are configured to simultaneously provide driving and control signals to the display area AA from two sides of the first substrate 10. The edge routing area S also includes two portions disposed on opposite sides of the first substrate 10.
The first substrate 10 further includes a common electrode routing area 10a disposed in the non-display area NA, a common electrode routing area 10a is disposed in the common electrode routing area 10a and connected to a common electrode in the second substrate 20, and the common electrode routing area 10a is disposed in the common electrode routing area and connected to the common electrode in the second substrate 20 through a connection area 31, so as to provide an electrical signal for the common electrode in the second substrate 20.
Further, the connection position of the sealing adhesive 32 and the first substrate 10 is located in the edge routing area S. It should be noted that the edge routing area S includes at least one of the bus area 10b and the driving circuit area 10c, and therefore, a connection position between the sealing adhesive 32 and the first substrate 10 may be located in the bus area 10b, the driving circuit area 10c, or an area formed by connecting the bus area 10b and the driving circuit area 10c together. In this embodiment, the sealing adhesive 32 is disposed corresponding to the edge routing area S, which is beneficial to optimizing the spatial layout of each element in the display panel and increasing the opening area of the display panel.
The second substrate 20 is disposed opposite to the first substrate 10, the second substrate 20 includes a substrate layer 21 and a common electrode layer 22 disposed on the substrate layer 21, the common electrode layer 22 includes a common electrode region 221 and an insulating region 22a, and the common electrode region 221 and the insulating region 22a are electrically insulated. It should be noted that, on the common electrode layer 22, a common electrode and other constituent units may be disposed in the common electrode region 221, and a plurality of constituent units may also be disposed in the insulating region 22 a; by "the common electrode region 221 is electrically insulated from the insulating region 22 a", it is meant that each constituent unit in the common electrode region 221 is electrically insulated from each constituent unit in the insulating region 22a, for example, a common electrode disposed in the common electrode region 221 is electrically insulated from a trace disposed in the insulating region 22 a.
Specifically, the common electrode layer 22 is provided with a common electrode, the common electrode includes a first common electrode disposed in the common electrode region 221, and the insulation region 22a is provided with an insulation structure electrically insulated from the first common electrode.
In the overall structure of the display panel, the insulating region 22a is disposed opposite to the edge routing region S on the first substrate 10, that is, an orthographic projection of the insulating region 22a on the first substrate 10 coincides with the edge routing region S. The sealing adhesive 32 is connected between the first substrate 10 and the second substrate 20, the connection position of the sealing adhesive 32 and the second substrate 20 is located in the insulation region 22a, and the connection position of the sealing adhesive 32 and the first substrate 10 is located in the edge routing region S, because the insulation region 22a and the common electrode region 221 are electrically insulated, when the edge routing region S and the insulation region 22a are in short circuit connection due to the existence of foreign matters in the sealing adhesive 32, the edge routing region S and the common electrode region 221 are not further caused to be short-circuited, and the reliability of the display panel is improved.
In correspondence with the structure of the edge routing region S on the first substrate 10, the insulating region 22a also includes two portions located on opposite sides of the second substrate 20. The sealing adhesive 32 is connected to the first substrate 10 and the second substrate 20 at two opposite sides of the display panel corresponding to the insulation regions 22 a.
The substrate layer 21 may include one or more of a substrate, a color filter layer, and a polarizer layer.
In an embodiment, please refer to fig. 3 and fig. 4, wherein fig. 3 is a schematic plane structure of a second substrate 20 according to an embodiment of the present disclosure, and fig. 4 is a schematic structure of a display panel including the second substrate shown in fig. 3 according to an embodiment of the present disclosure.
The display panel comprises a first substrate 10 and a second substrate 20 arranged opposite to the first substrate 10, wherein the first substrate 10 is connected with the second substrate 20 through a sealing adhesive 32, and the connecting position of the sealing adhesive 32 and the first substrate 10 corresponds to an edge wiring area S on the first substrate 10; the second substrate 20 includes a common electrode layer 22, the common electrode layer 22 is provided with a common electrode region 221 and an insulation region 22a, and a position where the sealing adhesive 32 is connected to the second substrate 20 corresponds to the insulation region 22a on the common electrode layer 22. The insulating region 22a and the common electrode region 221 are electrically insulated from each other, so that the edge routing region S on the first substrate 10 cannot be electrically connected to the common electrode region 221 on the second substrate 20 through the sealing adhesive 32, the problem of short circuit between the edge routing of the first substrate 10 and the common electrode of the second substrate 20 due to the existence of foreign matters in the sealing adhesive 32 is solved, and the reliability of the display panel is improved.
The first substrate 10, the second substrate 20 and the sealing adhesive 32 enclose a box-shaped gap, liquid crystal 33 is filled in the box-shaped gap, and the liquid crystal 33 changes the deflection angle thereof under the action of the electric field of the upper substrate and the lower substrate, so that the transmission capacity of the display panel to light is adjusted, and the display of different gray scales of the display panel is realized.
Specifically, the first substrate 10 includes a common electrode wiring region 10a, a bus line region 10b, and a driving circuit region 10 c. The common electrode routing area 10a is internally provided with a trace connected with the common electrode area 221 in the second substrate 20, and the trace arranged in the common electrode routing area 10a is connected to the common electrode area 221 in the second substrate 20 through a connection area 31 and is used for providing an electrical signal for the common electrode in the common electrode area 221. A control bus, such as a clock signal line, is arranged in the bus area 10 b; a gate driving circuit, such as a goa (gate On array) circuit, is disposed in the driving circuit region 10 c; the control bus is electrically connected to the gate driving circuit and used for providing a control signal for the gate driving circuit. The edge routing area S may be the bus area 10b, the driving circuit area 10c, or a part or all of an area formed by the bus area 10b and the driving circuit area 10 c.
The second substrate 20 further includes a substrate layer 21, and the common electrode layer 22 is disposed on the substrate layer 21. The common electrode layer 22 includes a common electrode covering the common electrode region 221 and forming an open pore structure at the insulation region 22 a. That is, the common electrode is a full-surface type electrode which completely covers the common electrode region 221 and forms an open pore structure at the insulating region 22a such that there is no electrical connection between the insulating region 22a and the common electrode.
The joint of the sealing adhesive 32 and the second substrate 20 is located in the insulating region 22a, and because the insulating region 22a is an open-pore structure, the sealing adhesive 32 extends into the open-pore structure and is connected to the substrate layer 21. Because there is no electrical connection between the substrate layer 21 and the common electrode in the common electrode region 221, the edge routing region S on the first substrate 10 cannot be electrically connected to the common electrode region on the second substrate 20 through the sealing adhesive 32, so that the risk of short circuit between the edge routing of the first substrate 10 and the common electrode of the second substrate 20 through the sealing adhesive 32 is eliminated, and the reliability of the display panel is improved. It should be noted that even if the first substrate 10 and the second substrate 20 are pressed by a relative force, the foreign matter in the sealing adhesive 32 only causes the possibility of connecting the edge trace of the first substrate 10 with the substrate layer 21 of the second substrate 20, and cannot cause the edge trace of the first substrate 10 to be connected with the common electrode on the second substrate 20.
In an embodiment, please refer to fig. 5 and fig. 6, wherein fig. 5 is a schematic plan view illustrating a second planar structure of a second substrate 20 provided in the present application, and fig. 6 is a schematic structural view illustrating a display panel including the second substrate shown in fig. 5 provided in the present application.
The display panel comprises a first substrate 10 and a second substrate 20 arranged opposite to the first substrate 10, wherein the first substrate 10 is connected with the second substrate 20 through a sealing adhesive 32, and the connecting position of the sealing adhesive 32 and the first substrate 10 corresponds to an edge wiring area S on the first substrate 10; the second substrate 20 includes a common electrode layer 22, the common electrode layer 22 is provided with a common electrode region 221 and an insulation region 22a, and a position where the sealing adhesive 32 is connected to the second substrate 20 corresponds to the insulation region 22a on the common electrode layer 22. The insulating region 22a and the common electrode region 221 are electrically insulated from each other, so that the edge routing region S on the first substrate 10 cannot be electrically connected to the common electrode region 221 on the second substrate 20 through the sealing adhesive 32, the problem of short circuit between the edge routing of the first substrate 10 and the common electrode of the second substrate 20 due to the existence of foreign matters in the sealing adhesive 32 is solved, and the reliability of the display panel is improved.
The first substrate 10, the second substrate 20 and the sealing adhesive 32 enclose a box-shaped gap, liquid crystal 33 is filled in the box-shaped gap, and the liquid crystal 33 changes the deflection angle thereof under the action of the electric fields of the upper substrate and the lower substrate, so that the transmission capacity of the display panel to light is adjusted, and the display of different gray scales of the display panel is realized.
Specifically, the first substrate 10 includes a common electrode wiring region 10a, a bus line region 10b, and a driving circuit region 10 c. The common electrode routing area 10a is internally provided with a trace connected with the common electrode area 221 in the second substrate 20, and the trace arranged in the common electrode routing area 10a is connected to the common electrode area 221 in the second substrate 20 through a connection area 31 and is used for providing an electrical signal for the common electrode in the common electrode area 221. A control bus, such as a clock signal line, is arranged in the bus area 10 b; a gate driving circuit, such as a goa (gate On array) circuit, is disposed in the driving circuit region 10 c; the control bus is electrically connected to the gate driving circuit and used for providing a control signal for the gate driving circuit. The edge routing area S may be the bus area 10b, the driving circuit area 10c, or a part or all of an area formed by the bus area 10b and the driving circuit area 10 c.
The second substrate 20 further includes a substrate layer 21, and the common electrode layer 22 is disposed on the substrate layer 21. The common electrode layer 22 includes a common electrode, the common electrode covers the common electrode region 221, and an opening structure is formed at the insulating region 22a, the opening structure is filled with a second insulating layer, and the second insulating layer is made of an insulating material. Since the insulating region 22a does not include the common electrode, the insulating region 22a is electrically insulated from the common electrode region 221. The insulating material may be an organic material or an inorganic material; the thickness of the second insulating layer may be equal to or different from the thickness of the common electrode layer 22.
The joint of the sealing adhesive 32 and the second substrate 20 is located in the insulating region 22a, and since the insulating region 22a fills the second insulating layer, the sealing adhesive 32 is connected with the second insulating layer, and there is no electrical connection between the second insulating layer and the common electrode in the common electrode region 221, the edge routing region S on the first substrate 10 cannot be electrically connected with the common electrode region on the second substrate 20 through the sealing adhesive 32, so that the risk of short circuit between the edge routing of the first substrate 10 and the common electrode of the second substrate 20 through the sealing adhesive 32 is eliminated, and the reliability of the display panel is improved.
In an embodiment, please refer to fig. 7 and fig. 8, fig. 7 is a schematic plan view illustrating a third planar structure of a second substrate 20 according to an embodiment of the present disclosure, and fig. 8 is a schematic structural view illustrating a display panel including the second substrate shown in fig. 7 according to an embodiment of the present disclosure.
The display panel comprises a first substrate 10 and a second substrate 20 arranged opposite to the first substrate 10, wherein the first substrate 10 is connected with the second substrate 20 through a sealing adhesive 32, and the connecting position of the sealing adhesive 32 and the first substrate 10 corresponds to an edge wiring area S on the first substrate 10; the second substrate 20 includes a common electrode layer 22, the common electrode layer 22 is provided with a common electrode region 221 and an insulation region 22a, and a position where the sealing adhesive 32 is connected to the second substrate 20 corresponds to the insulation region 22a on the common electrode layer 22. The insulating region 22a and the common electrode region 221 are electrically insulated from each other, so that the edge routing region S on the first substrate 10 cannot be electrically connected to the common electrode region 221 on the second substrate 20 through the sealing adhesive 32, the problem of short circuit between the edge routing of the first substrate 10 and the common electrode of the second substrate 20 due to the existence of foreign matters in the sealing adhesive 32 is solved, and the reliability of the display panel is improved.
The first substrate 10, the second substrate 20 and the sealing adhesive 32 enclose a box-shaped gap, liquid crystal 33 is filled in the box-shaped gap, and the liquid crystal 33 changes the deflection angle thereof under the action of the electric fields of the upper substrate and the lower substrate, so that the transmission capacity of the display panel to light is adjusted, and the display of different gray scales of the display panel is realized.
Specifically, the first substrate 10 includes a common electrode wiring region 10a, a bus line region 10b, and a driving circuit region 10 c. The common electrode routing area 10a is internally provided with a trace connected with the common electrode area 221 in the second substrate 20, and the trace arranged in the common electrode routing area 10a is connected to the common electrode area 221 in the second substrate 20 through a connection area 31 and is used for providing an electrical signal for the common electrode in the common electrode area 221. A control bus, such as a clock signal line, is arranged in the bus area 10 b; a gate driving circuit, such as a goa (gate On array) circuit, is disposed in the driving circuit region 10 c; the control bus is electrically connected to the gate driving circuit and used for providing a control signal for the gate driving circuit. The edge routing area S may be the bus area 10b, the driving circuit area 10c, or a part or all of an area formed by the bus area 10b and the driving circuit area 10 c.
The second substrate 20 further includes a substrate layer 21, and the common electrode layer 22 is disposed on the substrate layer 21. The common electrode layer 22 includes a common electrode, the common electrode includes a first common electrode C1 disposed on the common electrode region 221 and a second common electrode C2 disposed on the insulating region 22a, an insulating gap SP is formed between the first common electrode C1 and the second common electrode C2, and the first common electrode C1 and the second common electrode C2 are electrically insulated by the insulating gap SP, so that the insulating region 22a and the common electrode region 221 are electrically insulated.
Optionally, a first insulating layer is filled in the insulating gap SP, and the first insulating layer is made of an insulating material, and the insulating material may be an organic material or an inorganic material; the thickness of the first insulating layer, the thickness of the first common electrode C1, and the thickness of the second common electrode C2 may be equal or different.
The joint of the sealing adhesive 32 and the second substrate 20 is located in the insulating region 22a, because the insulating region 22a includes the second common electrode C2 and the insulating gap SP, and the sealing adhesive 32 is connected with the second common electrode C2 and/or the insulating gap SP, the edge routing region S on the first substrate 10 cannot be electrically connected with the common electrode region on the second substrate 20 through the sealing adhesive 32, so that the risk that the edge routing of the first substrate 10 and the common electrode of the second substrate 20 are short-circuited through the sealing adhesive 32 is eliminated, and the reliability of the display panel is improved.
In an embodiment, please refer to fig. 9, and fig. 9 is a schematic structural diagram of a display panel according to a first implementation manner of the embodiment of the present disclosure. It should be noted that the display panel described in this embodiment has the same or similar structure as the display panel described in the above embodiment, and the structural features of the display panel not described in this embodiment may refer to the above embodiment. The display panel includes a first substrate 10, a second substrate 20, and a liquid crystal layer 30 disposed between the first substrate 10 and the second substrate 20. The first substrate 10 comprises a first substrate 11, a thin film transistor array layer 12 arranged on the first substrate 11, and a pixel electrode layer 13 arranged on the thin film transistor array layer 12; the thin film transistor array layer 12 comprises a common electrode wiring area 10a, a bus area 10b and a driving circuit area 10 c; a common electrode wiring area 10a is internally provided with a wiring connected with a common electrode in the second substrate 20; a control bus is arranged in the bus area 10b, and a grid driving circuit is arranged in the driving circuit area 10 c; wherein at least one of the bus area 10b and the driving circuit area 10c constitutes an edge routing area S. The second substrate 20 includes a second substrate 201, a color filter layer CF disposed on the second substrate 201, a polarizer layer PL disposed on the color filter layer CF, and a common electrode layer 22 disposed on the polarizer layer PL; the common electrode layer 22 is provided with a common electrode region 221 and an insulating region 22a, and the insulating region 22a and the common electrode region 221 are electrically insulated. The liquid crystal layer 30 comprises a connecting area 31, a sealing adhesive 32 and liquid crystal 33; the sealing adhesive 32 is used for connecting the first substrate 10 and the second substrate 20; the position where the sealing adhesive 32 is connected to the second substrate 20 corresponds to the insulating region 22a on the common electrode layer 22, and the position where the sealing adhesive 32 is connected to the first substrate 10 corresponds to the edge routing region 10b on the thin film transistor array layer 12. In this embodiment, the edge routing area S on the first substrate 10 can be effectively prevented from being short-circuited with the common electrode area 221 on the second substrate 20 through the sealing adhesive 32, so that the reliability of the display panel is improved.
In an embodiment, please refer to fig. 10, where fig. 10 is a schematic structural diagram of a display panel according to a second implementation manner of the embodiment of the present disclosure. It should be noted that the display panel described in this embodiment has the same or similar structure as the display panel described in the above embodiment, and the structural features of the display panel not described in this embodiment may refer to the above embodiment. The display panel includes a first substrate 10, a second substrate 20, and a liquid crystal layer 30 disposed between the first substrate 10 and the second substrate 20. The first substrate 10 includes a first substrate 11, a thin film transistor array layer 12 disposed on the first substrate 11, a color filter layer CF disposed on the thin film transistor array layer 12, and a pixel electrode layer 13 disposed on the color filter layer CF; the thin film transistor array layer 12 comprises a common electrode wiring area 10a, a bus area 10b and a driving circuit area 10 c; a common electrode wiring area 10a is internally provided with a wiring connected with a common electrode in the second substrate 20; a control bus is arranged in the bus area 10b, and a grid driving circuit is arranged in the driving circuit area 10 c; wherein at least one of the bus area 10b and the driving circuit area 10c constitutes an edge routing area S. The second substrate 20 includes a second substrate 201, a polarizer layer PL disposed on the second substrate 201, and a common electrode layer 22 disposed on the polarizer layer PL; the common electrode layer 22 is provided with a common electrode region 221 and an insulating region 22a, and the insulating region 22a and the common electrode region 221 are electrically insulated. The liquid crystal layer 30 comprises a connecting area 31, a sealing adhesive 32 and liquid crystal 33; the sealing adhesive 32 is used for connecting the first substrate 10 and the second substrate 20; the position where the sealing adhesive 32 is connected to the second substrate 20 corresponds to the insulating region 22a on the common electrode layer 22, and the position where the sealing adhesive 32 is connected to the first substrate 10 corresponds to the edge routing region 10b on the thin film transistor array layer 12. In this embodiment, the edge routing area S on the first substrate 10 can be effectively prevented from being short-circuited with the common electrode area 221 on the second substrate 20 through the sealing adhesive 32, so that the reliability of the display panel is improved.
The embodiment of the application further provides a display device, the display device comprises the display panel of the embodiment, and the display device further comprises a backlight module arranged on the back side of the display panel.
In summary, in the display panel and the display device provided in the embodiments of the present application, the display panel includes a first substrate, a second substrate, and a sealing adhesive, the first substrate is provided with an edge routing area, the second substrate is provided with a common electrode layer, the common electrode layer includes a common electrode area and an insulating area opposite to the edge routing area, the insulating area and the common electrode area are electrically insulated, and the sealing adhesive corresponds to the edge routing area and the insulating area. The sealing glue is connected through setting up the insulating region on the second base plate, and then connects first base plate, can prevent effectively that first base plate and second base plate from passing through the sealing glue short circuit, is favorable to promoting display panel's yield and display quality.
It should be noted that, although the present application has been described with reference to specific examples, the above-mentioned examples are not intended to limit the present application, and those skilled in the art can make various changes and modifications without departing from the spirit and scope of the present application, so that the scope of the present application shall be limited by the appended claims.
Claims (10)
1. A display panel, comprising:
the first substrate comprises an edge wiring area, and the edge wiring area is provided with wirings;
the second substrate is arranged opposite to the first substrate and comprises a common electrode layer arranged towards the first substrate, the common electrode layer comprises a common electrode area and an insulating area corresponding to the edge wiring area, the common electrode layer is provided with a common electrode, the common electrode comprises a first common electrode arranged in the common electrode area, and the insulating area is provided with an insulating structure electrically insulated from the first common electrode;
and the sealing glue is arranged between the first substrate and the second substrate and used for connecting the first substrate and the second substrate, and the sealing glue is arranged corresponding to the edge wiring area and the insulating area.
2. The display panel according to claim 1, wherein the insulating structure comprises an open pore structure in which the common electrode is disposed corresponding to the insulating region.
3. The display panel according to claim 1, wherein the common electrode further comprises a second common electrode disposed in the insulating region, and the insulating structure comprises an insulating gap disposed between the first common electrode and the second common electrode, and the first common electrode and the second common electrode are electrically insulated by the insulating gap.
4. The display panel according to claim 3, wherein the insulating structure comprises a first insulating layer filled in the insulating gap.
5. The display panel according to claim 2, wherein the insulating structure comprises a second insulating layer disposed within the opening structure.
6. The display panel according to claim 1, wherein the first substrate comprises a first substrate base plate, a thin film transistor array layer disposed on the first substrate base plate, and a pixel electrode layer disposed on the thin film transistor array layer;
the second substrate comprises a second substrate base plate, a color filter layer arranged on the second substrate base plate and a polarizer layer arranged on the color filter layer, and the common electrode layer is arranged on the polarizer layer.
7. The display panel according to claim 1, wherein the first substrate comprises a first substrate base plate, a thin film transistor array layer disposed on the first substrate base plate, a color filter layer disposed on the thin film transistor array layer, and a pixel electrode layer disposed on the color filter layer;
the second substrate comprises a second substrate base plate and a polarizer layer arranged on the second substrate base plate, and the common electrode layer is arranged on the polarizer layer.
8. The display panel according to claim 1, wherein the first substrate includes a display region and a non-display region disposed around the display region, and wherein the edge routing region is located in the non-display region.
9. The display panel of claim 1, wherein the edge routing region comprises at least one of a bus region and a driving circuit region disposed at an edge of the first substrate.
10. A display device characterized by comprising the display panel according to any one of claims 1 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110236510.9A CN112859455A (en) | 2021-03-03 | 2021-03-03 | Display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110236510.9A CN112859455A (en) | 2021-03-03 | 2021-03-03 | Display panel and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112859455A true CN112859455A (en) | 2021-05-28 |
Family
ID=75991365
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110236510.9A Pending CN112859455A (en) | 2021-03-03 | 2021-03-03 | Display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112859455A (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201876644U (en) * | 2010-11-23 | 2011-06-22 | 北京京东方光电科技有限公司 | Thin film transistor liquid crystal display panel and liquid crystal display |
| US20110194062A1 (en) * | 2010-02-11 | 2011-08-11 | Samsung Mobile Display Co., Ltd. | Liquid crystal display device |
| CN102253536A (en) * | 2011-07-29 | 2011-11-23 | 南京中电熊猫液晶显示科技有限公司 | Liquid crystal display device |
| CN103441119A (en) * | 2013-07-05 | 2013-12-11 | 京东方科技集团股份有限公司 | Method for manufacturing ESD, ESD and display panel |
| CN103715204A (en) * | 2013-12-27 | 2014-04-09 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method thereof and display device |
| CN106200153A (en) * | 2016-08-30 | 2016-12-07 | 京东方科技集团股份有限公司 | A kind of liquid crystal indicator |
-
2021
- 2021-03-03 CN CN202110236510.9A patent/CN112859455A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110194062A1 (en) * | 2010-02-11 | 2011-08-11 | Samsung Mobile Display Co., Ltd. | Liquid crystal display device |
| CN201876644U (en) * | 2010-11-23 | 2011-06-22 | 北京京东方光电科技有限公司 | Thin film transistor liquid crystal display panel and liquid crystal display |
| CN102253536A (en) * | 2011-07-29 | 2011-11-23 | 南京中电熊猫液晶显示科技有限公司 | Liquid crystal display device |
| CN103441119A (en) * | 2013-07-05 | 2013-12-11 | 京东方科技集团股份有限公司 | Method for manufacturing ESD, ESD and display panel |
| CN103715204A (en) * | 2013-12-27 | 2014-04-09 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method thereof and display device |
| CN106200153A (en) * | 2016-08-30 | 2016-12-07 | 京东方科技集团股份有限公司 | A kind of liquid crystal indicator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3276557B2 (en) | Liquid crystal display | |
| US11126044B1 (en) | Display device comprising a flip chip film connected to a connecting surface of a plurality of bonding pins and manufacturing method thereof | |
| CN110568671B (en) | Liquid crystal display panel and preparation method thereof | |
| US7855773B2 (en) | Liquid crystal panel having low-resistance common electrode layer | |
| JP4884455B2 (en) | Liquid crystal display | |
| CN208432835U (en) | A kind of liquid crystal display panel and liquid crystal display device | |
| CN211577626U (en) | Display panel | |
| CN103163699B (en) | For capacitor and the liquid crystal display of non-crystalline silicon grid drive circuit | |
| JP7341352B2 (en) | Array substrates, liquid crystal display panels and liquid crystal display devices | |
| CN111708237B (en) | Array substrate, display panel and display device | |
| US20180373091A1 (en) | Display panel | |
| WO2020082544A1 (en) | Touch array substrate and touch display panel | |
| WO2020133696A1 (en) | Narrow frame display module and display device thereof | |
| CN101726874B (en) | Connecting structure for display panel and flexible circuit board | |
| CN100456090C (en) | Liquid crystal display device and thin film transistor base plate thereof | |
| US6400438B1 (en) | Glass board used in the production of liquid crystal panels | |
| KR100472356B1 (en) | LCD and its manufacturing method | |
| CN201259597Y (en) | Flexible display panel | |
| CN112859455A (en) | Display panel and display device | |
| CN205247009U (en) | Integrated touch -control display panel and integrated touch -sensitive display device | |
| WO2021012214A1 (en) | Display substrate and display panel | |
| CN212341652U (en) | Narrow-frame liquid crystal display screen | |
| KR100998100B1 (en) | array board for liquid crystal display | |
| CN218728472U (en) | Display panel and display device | |
| US20240111191A1 (en) | Display substrate, manufacturing method, display motherboard, and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |